Search the dblp DataBase
Jacob A. Abraham :
[Publications ]
[Author Rank by year ]
[Co-authors ]
[Prefers ]
[Cites ]
[Cited by ]
Publications of Author
Ghani A. Kanawati , Nasser A. Kanawati , Jacob A. Abraham FERRARI: A Flexible Software-Based Fault and Error Injection System. [Citation Graph (2, 0)][DBLP ] IEEE Trans. Computers, 1995, v:44, n:2, pp:248-260 [Journal ] Prithviraj Banerjee , Jacob A. Abraham Fault-Secure Algorithms for Multiple-Processor Systems. [Citation Graph (1, 0)][DBLP ] ISCA, 1984, pp:279-287 [Conf ] Timothy C. K. Chou , Jacob A. Abraham Load Balancing in Distributed Systems. [Citation Graph (1, 0)][DBLP ] IEEE Trans. Software Eng., 1982, v:8, n:4, pp:401-412 [Journal ] William A. Rogers , Jacob A. Abraham High level hierarchical fault simulation techniques. [Citation Graph (0, 0)][DBLP ] ACM Conference on Computer Science, 1985, pp:89-97 [Conf ] Qingqi Dou , Jacob A. Abraham Jitter decomposition in ring oscillators. [Citation Graph (0, 0)][DBLP ] ASP-DAC, 2006, pp:285-290 [Conf ] Jianhua Gan , Shouli Yan , Jacob A. Abraham Effects of noise and nonlinearity on the calibration of a non-binary capacitor array in a successive approximation analog-to-digital converter. [Citation Graph (0, 0)][DBLP ] ASP-DAC, 2004, pp:292-297 [Conf ] Nina Saxena , Jacob A. Abraham , Avijit Saha Causality based generation of directed test cases. [Citation Graph (0, 0)][DBLP ] ASP-DAC, 2000, pp:503-508 [Conf ] Hak-soo Yu , Jacob A. Abraham An Efficient 3-Bit -Scan Multiplier without Overlapping Bits, and Its 64x64 Bit Implementation. [Citation Graph (0, 0)][DBLP ] ASP-DAC, 2002, pp:441-446 [Conf ] Jason Baumgartner , Andreas Kuehlmann , Jacob A. Abraham Property Checking via Structural Analysis. [Citation Graph (0, 0)][DBLP ] CAV, 2002, pp:151-165 [Conf ] Jun Yuan , Jian Shen , Jacob A. Abraham , Adnan Aziz On Combining Formal and Informal Verification. [Citation Graph (0, 0)][DBLP ] CAV, 1997, pp:376-387 [Conf ] Jayanta Bhadra , Andrew K. Martin , Jacob A. Abraham , Magdy S. Abadir Using Abstract Specifications to Verify PowerPCTM Custom Memories by Symbolic Trajectory Evaluation. [Citation Graph (0, 0)][DBLP ] CHARME, 2001, pp:386-402 [Conf ] Jacob A. Abraham , Sandip Kundu , Janak H. Patel , Manuel A. d'Abreu , Bulent I. Dervisoglu , Marc E. Levitt , Hector R. Sucar , Ron G. Walther Microprocessor Testing: Which Technique is Best? (Panel). [Citation Graph (0, 0)][DBLP ] DAC, 1994, pp:294- [Conf ] David Blaauw , Daniel G. Saab , Robert B. Mueller-Thuns , Jacob A. Abraham , Joseph T. Rahmeh Automatic Generation of Behavioral Models from Switch-Level Descriptions. [Citation Graph (0, 0)][DBLP ] DAC, 1989, pp:179-184 [Conf ] Hoon Chang , Jacob A. Abraham VIPER: An Efficient Vigorously Sensitizable Path Extractor. [Citation Graph (0, 0)][DBLP ] DAC, 1993, pp:112-117 [Conf ] Patrick A. Duba , Rabindra K. Roy , Jacob A. Abraham , William A. Rogers Fault Simulation in a Distributed Environment. [Citation Graph (0, 0)][DBLP ] DAC, 1988, pp:686-691 [Conf ] Gopi Ganapathy , Jacob A. Abraham Selective Pseudo Scan: Combinational ATPG with Reduced Scan in a Full Custom RISC Microprocessor. [Citation Graph (0, 0)][DBLP ] DAC, 1993, pp:550-555 [Conf ] Carol V. Gura , Jacob A. Abraham Improved Methods of Simulating RLC Couple and Uncoupled Transmission Lines Based on the Method of Characteristics. [Citation Graph (0, 0)][DBLP ] DAC, 1988, pp:300-305 [Conf ] Carol V. Gura , Jacob A. Abraham Average Interconnection Length and Interconnection Distribution Based on Rent's Rule. [Citation Graph (0, 0)][DBLP ] DAC, 1989, pp:574-577 [Conf ] Ramachandra P. Kunda , Jacob A. Abraham , Bharat Deep Rathi , Prakash Narain Speed Up of Test Generation Using High-Level Primitives. [Citation Graph (0, 0)][DBLP ] DAC, 1990, pp:594-599 [Conf ] Naveena Nagi , Abhijit Chatterjee , Jacob A. Abraham DRAFTS: Discretized Analog Circuit Fault Simulator. [Citation Graph (0, 0)][DBLP ] DAC, 1993, pp:509-514 [Conf ] Richard Raimi , Jacob A. Abraham Detecting False Timing Paths: Experiments on PowerPC Microprocessors. [Citation Graph (0, 0)][DBLP ] DAC, 1999, pp:737-741 [Conf ] Kaushik Roy , Jacob A. Abraham A Novel Approach to Accurate Timing Verification Using RTL Descriptions. [Citation Graph (0, 0)][DBLP ] DAC, 1989, pp:638-641 [Conf ] Jian Shen , Jacob A. Abraham , Dave Baker , Tony Hurson , Martin Kinkade , Gregorio Gervasio , Chen-chau Chu , Guanghui Hu Functional Verification of the Equator MAP1000 Microprocessor. [Citation Graph (0, 0)][DBLP ] DAC, 1999, pp:169-174 [Conf ] Hsi-Ching Shih , Jacob A. Abraham Transistor-level test generation for physical failures in CMOS circuits. [Citation Graph (0, 0)][DBLP ] DAC, 1986, pp:243-249 [Conf ] Raghuram S. Tupuri , Arun Krishnamachary , Jacob A. Abraham Test Generation for Gigahertz Processors Using an Automatic Functional Constraint Extractor. [Citation Graph (0, 0)][DBLP ] DAC, 1999, pp:647-652 [Conf ] Praveen Vishakantaiah , Jacob A. Abraham , Magdy S. Abadir Automatic Test Knowledge Extraction from VHDL (ATKET). [Citation Graph (0, 0)][DBLP ] DAC, 1992, pp:273-278 [Conf ] Jing Zeng , Magdy S. Abadir , Jacob A. Abraham False timing path identification using ATPG techniques and delay-based information. [Citation Graph (0, 0)][DBLP ] DAC, 2002, pp:562-565 [Conf ] Rajarshi Mukherjee , Jawahar Jain , Koichiro Takayama , Masahiro Fujita , Jacob A. Abraham , Donald S. Fussell An Efficient Filter-Based Approach for Combinational Verification. [Citation Graph (0, 0)][DBLP ] DATE, 1999, pp:132-137 [Conf ] Vivekananda M. Vedula , Jacob A. Abraham FACTOR: A Hierarchical Methodology for Functional Test Generation and Testability Analysis. [Citation Graph (0, 0)][DBLP ] DATE, 2002, pp:730-735 [Conf ] Vinod Viswanath , Jacob A. Abraham , Warren A. Hunt Jr. Automatic insertion of low power annotations in RTL for pipelined microprocessors. [Citation Graph (0, 0)][DBLP ] DATE, 2006, pp:496-501 [Conf ] Jing Zeng , Magdy S. Abadir , Jayanta Bhadra , Jacob A. Abraham Full chip false timing path identification: applications to the PowerPCTM microprocessors. [Citation Graph (0, 0)][DBLP ] DATE, 2001, pp:514-519 [Conf ] Jacob A. Abraham , Arun Krishnamachary , Raghuram S. Tupuri A Comprehensive Fault Model for Deep Submicron Digital Circuits. [Citation Graph (0, 0)][DBLP ] DELTA, 2002, pp:360-364 [Conf ] Whitney J. Townsend , Jacob A. Abraham , Earl E. Swartzlander Jr. Quadruple Time Redundancy Adders. [Citation Graph (0, 0)][DBLP ] DFT, 2003, pp:250-256 [Conf ] Ramyanshu Datta , Jacob A. Abraham , Abdulkadir Utku Diril , Abhijit Chatterjee , Kevin J. Nowka Adaptive Design for Performance-Optimized Robustness. [Citation Graph (0, 0)][DBLP ] DFT, 2006, pp:3-11 [Conf ] Jacob A. Abraham Research in Reliable VLSI Architectures at the University of Illinois. [Citation Graph (0, 0)][DBLP ] FJCC, 1986, pp:890-893 [Conf ] Chien-Yi Chen , Jacob A. Abraham On the Design of Fault-Tolerant Systolic Arrays with Linear Cells. [Citation Graph (0, 0)][DBLP ] FJCC, 1986, pp:400-409 [Conf ] Kien A. Hua , Jacob A. Abraham Design of Systems with Concurrent Error Detection Using Software Redundancy. [Citation Graph (0, 0)][DBLP ] FJCC, 1986, pp:826-835 [Conf ] Qiang Qiang , Daniel G. Saab , Jacob A. Abraham An Emulation Model for Sequential ATPG-Based Bounded Model Checking. [Citation Graph (0, 0)][DBLP ] FPL, 2005, pp:469-474 [Conf ] Daniel G. Saab , Fatih Kocan , Jacob A. Abraham Massively Parallel/Reconfigurable Emulation Model for the D-algorithm. [Citation Graph (0, 0)][DBLP ] FPL, 2002, pp:1172-1176 [Conf ] James R. Bitner , Jawahar Jain , Magdy S. Abadir , Jacob A. Abraham , Donald S. Fussell Efficient Algorithmic Circuit Verification Using Indexed BDDs. [Citation Graph (0, 0)][DBLP ] FTCS, 1994, pp:266-275 [Conf ] Karl-Erwin Großpietsch , Jacob A. Abraham , Johannes Maier , Hans-Dieter Kochs , Michel Renovell From Dependable Computing Systems to Computing for Integrated Dependable Systems? (Panel). [Citation Graph (0, 0)][DBLP ] FTCS, 1998, pp:296-301 [Conf ] Junsheng Long , W. Kent Fuchs , Jacob A. Abraham Compiler-Assisted Static Checkpoint Insertion. [Citation Graph (0, 0)][DBLP ] FTCS, 1992, pp:58-65 [Conf ] Ghani A. Kanawati , Nasser A. Kanawati , Jacob A. Abraham FERRARI: A Tool for The Validation of System Dependability Properties. [Citation Graph (0, 0)][DBLP ] FTCS, 1992, pp:336-344 [Conf ] Praveen Vishakantaiah , Jacob A. Abraham Impact of Behavioral Learning on the Compilation of Sequential Circuit Tests. [Citation Graph (0, 0)][DBLP ] FTCS, 1993, pp:370-379 [Conf ] Prakash Arunachalam , Jacob A. Abraham , Manuel A. d'Abreu A Hierarchal Approach for Power Reduction in VLSI Chips. [Citation Graph (0, 0)][DBLP ] Great Lakes Symposium on VLSI, 1996, pp:182-0 [Conf ] Ji Hwan (Paul) Chun , Hak-soo Yu , Jacob A. Abraham An efficient linearity test for on-chip high speed ADC and DAC using loop-back. [Citation Graph (0, 0)][DBLP ] ACM Great Lakes Symposium on VLSI, 2004, pp:328-331 [Conf ] Ramyanshu Datta , Antony Sebastine , Ashwin Raghunathan , Jacob A. Abraham On-chip delay measurement for silicon debug. [Citation Graph (0, 0)][DBLP ] ACM Great Lakes Symposium on VLSI, 2004, pp:145-148 [Conf ] Jianhua Gan , Shouli Yan , Jacob A. Abraham Design and modeling of a 16-bit 1.5MSPS successive approximation ADC with non-binary capacitor array. [Citation Graph (0, 0)][DBLP ] ACM Great Lakes Symposium on VLSI, 2003, pp:161-164 [Conf ] Yatin Vasant Hoskote , Jacob A. Abraham , Donald S. Fussell Automated verification of temporal properties specified as state machines in VHDL. [Citation Graph (0, 0)][DBLP ] Great Lakes Symposium on VLSI, 1995, pp:100-105 [Conf ] Sungbae Hwang , Jacob A. Abraham Selective-run built-in self-test using an embedded processor. [Citation Graph (0, 0)][DBLP ] ACM Great Lakes Symposium on VLSI, 2002, pp:124-129 [Conf ] Chia-Pin R. Liu , Jacob A. Abraham Transistor Level Synthesis for Static CMOS Combinational Circuits. [Citation Graph (0, 0)][DBLP ] Great Lakes Symposium on VLSI, 1999, pp:172-175 [Conf ] Arun Krishnamachary , Jacob A. Abraham Test generation for resistive opens in CMOS. [Citation Graph (0, 0)][DBLP ] ACM Great Lakes Symposium on VLSI, 2002, pp:65-70 [Conf ] Dinos Moundanos , Jacob A. Abraham Formal Checking of Properties in Complex Systems Using Abstractions. [Citation Graph (0, 0)][DBLP ] Great Lakes Symposium on VLSI, 1999, pp:280-283 [Conf ] Hongjoong Shin , Hak-soo Yu , Jacob A. Abraham LFSR-based BIST for analog circuits using slope detection. [Citation Graph (0, 0)][DBLP ] ACM Great Lakes Symposium on VLSI, 2004, pp:316-321 [Conf ] Jen-Chieh Ou , Daniel G. Saab , Qiang Qiang , Jacob A. Abraham Reducing verification overhead with RTL slicing. [Citation Graph (0, 0)][DBLP ] ACM Great Lakes Symposium on VLSI, 2007, pp:399-404 [Conf ] Rajeshwary Tayade , Vijay Kiran Kalyanam , Sani R. Nassif , Michael Orshansky , Jacob Abraham Estimating path delay distribution considering coupling noise. [Citation Graph (0, 0)][DBLP ] ACM Great Lakes Symposium on VLSI, 2007, pp:61-66 [Conf ] Robert W. Sumners , Jacob A. Abraham Hierarchical Specification of System Behavior. [Citation Graph (0, 0)][DBLP ] HASE, 1997, pp:134-140 [Conf ] David Blaauw , Robert B. Mueller-Thuns , Daniel G. Saab , Prithviraj Banerjee , Jacob A. Abraham SNEL: A Switch-Level Simulator Using Multiple Levels of Functional Abstraction. [Citation Graph (0, 0)][DBLP ] ICCAD, 1990, pp:66-69 [Conf ] Chun-Hung Chen , Jacob A. Abraham Mixed-Level Sequential Test Generation Using a Nine-Valued Relaxation Algorithm. [Citation Graph (0, 0)][DBLP ] ICCAD, 1990, pp:230-233 [Conf ] Abhijit Chatterjee , Jacob A. Abraham RAFT191486: a novel program for rapid-fire test and diagnosis of digital logic for marginal delays and delay faults. [Citation Graph (0, 0)][DBLP ] ICCAD, 1994, pp:340-343 [Conf ] Sujit Dey , Jacob A. Abraham , Yervant Zorian High-level design validation and test. [Citation Graph (0, 0)][DBLP ] ICCAD, 1998, pp:3- [Conf ] Jawahar Jain , Jim Bitner , Donald S. Fussell , Jacob A. Abraham Probabilistic Design Verification. [Citation Graph (0, 0)][DBLP ] ICCAD, 1991, pp:468-471 [Conf ] Naveena Nagi , Abhijit Chatterjee , Ashok Balivada , Jacob A. Abraham Fault-based automatic test generator for linear analog circuits. [Citation Graph (0, 0)][DBLP ] ICCAD, 1993, pp:88-91 [Conf ] Jeongjin Roh , Suresh Seshadri , Jacob A. Abraham Verification of Delta-Sigma Converters Using Adaptive Regression Modeling. [Citation Graph (0, 0)][DBLP ] ICCAD, 2000, pp:182-187 [Conf ] Rabindra K. Roy , Abhijit Chatterjee , Janak H. Patel , Jacob A. Abraham , Manuel A. d'Abreu Automatic test generation for linear digital systems with bi-level search using matrix transform methods. [Citation Graph (0, 0)][DBLP ] ICCAD, 1992, pp:224-228 [Conf ] Daniel G. Saab , Youssef Saab , Jacob A. Abraham CRIS: a test cultivation program for sequential VLSI circuits. [Citation Graph (0, 0)][DBLP ] ICCAD, 1992, pp:216-219 [Conf ] Daniel G. Saab , Youssef Saab , Jacob A. Abraham Iterative [simulation-based genetics + deterministic techniques]= complete ATPG0. [Citation Graph (0, 0)][DBLP ] ICCAD, 1994, pp:40-43 [Conf ] Edwin de Angel , Earl E. Swartzlander Jr. , Jacob A. Abraham A New Asynchronous Multiplier Using Enable/Disable CMOS Differential Logic. [Citation Graph (0, 0)][DBLP ] ICCD, 1994, pp:302-305 [Conf ] Yatin Vasant Hoskote , Dinos Moundanos , Jacob A. Abraham Automatic extraction of the control flow machine and application to evaluating coverage of verification vectors. [Citation Graph (0, 0)][DBLP ] ICCD, 1995, pp:532-537 [Conf ] Sankaran Karthik , Jacob A. Abraham Distributed VLSI Simulation on a Network of Workstations. [Citation Graph (0, 0)][DBLP ] ICCD, 1992, pp:508-511 [Conf ] Sankaran Karthik , Indira de Souza , Joseph T. Rahmeh , Jacob A. Abraham Interlock Schemes for Micropiplines: Application to a Self-Timed Rebound Sorter. [Citation Graph (0, 0)][DBLP ] ICCD, 1991, pp:393-396 [Conf ] Naveena Nagi , Abhijit Chatterjee , Jacob A. Abraham MIXER: Mixed-Signal Fault Simulator. [Citation Graph (0, 0)][DBLP ] ICCD, 1993, pp:568-571 [Conf ] Naveena Nagi , Abhijit Chatterjee , Jacob A. Abraham A Signature Analyzer for Analog and Mixed-signal Circuits. [Citation Graph (0, 0)][DBLP ] ICCD, 1994, pp:284-287 [Conf ] Qiang Qiang , Chia-Lun Chang , Daniel G. Saab , Jacob A. Abraham Case Study of ATPG-based Bounded Model Checking: Verifying USB2.0 IP Core. [Citation Graph (0, 0)][DBLP ] ICCD, 2005, pp:461-463 [Conf ] Robert W. Sumners , Jayanta Bhadra , Jacob A. Abraham Improving Witness Search Using Orders on States. [Citation Graph (0, 0)][DBLP ] ICCD, 1999, pp:452-457 [Conf ] S. Surya , Pradip Bose , Jacob A. Abraham Architectural Performance Verification: PowerPCTM Processors. [Citation Graph (0, 0)][DBLP ] ICCD, 1994, pp:344-347 [Conf ] Praveen Vishakantaiah , Thomas Thomas , Jacob A. Abraham , Magdy S. Abadir AMBIANT: Automatic Generation of Behavioral Modifications for Testability. [Citation Graph (0, 0)][DBLP ] ICCD, 1993, pp:63-66 [Conf ] Hak-soo Yu , Songjun Lee , Jacob A. Abraham An Adder Using Charge Sharing and its Application in DRAMs. [Citation Graph (0, 0)][DBLP ] ICCD, 2000, pp:311-317 [Conf ] Jing-Yang Jou , Jacob A. Abraham Fault-Tolerant Algorithms and Architectures for Real Time Signal Processing. [Citation Graph (0, 0)][DBLP ] ICPP (1), 1988, pp:359-362 [Conf ] Junsheng Long , W. Kent Fuchs , Jacob A. Abraham Forward Recovery Using Checkpointing in Parallel Systems. [Citation Graph (0, 0)][DBLP ] ICPP (1), 1990, pp:272-275 [Conf ] Jacob A. Abraham Advances in VLSI-Testing. [Citation Graph (0, 0)][DBLP ] IFIP Congress, 1989, pp:1013-1018 [Conf ] Shobha Vasudevan , Jacob A. Abraham Static program transformations for efficient software model checking. [Citation Graph (0, 0)][DBLP ] IFIP Congress Topical Sessions, 2004, pp:257-282 [Conf ] Whitney J. Townsend , Jacob A. Abraham , Parag K. Lala On-Line Error Detecting Constant Delay Adder. [Citation Graph (0, 0)][DBLP ] IOLTS, 2003, pp:17-0 [Conf ] Ramtilak Vemu , Jacob A. Abraham CEDA: Control-flow Error Detection through Assertions. [Citation Graph (0, 0)][DBLP ] IOLTS, 2006, pp:151-158 [Conf ] W. Kent Fuchs , Jacob A. Abraham , Kuang-Hua Huang Concurrent Error Detection in VLSI Interconnection Networks [Citation Graph (0, 0)][DBLP ] ISCA, 1983, pp:309-315 [Conf ] Peter Y.-T. Hsu , Joseph T. Rahmeh , Edward S. Davidson , Jacob A. Abraham TIDBITS: Speedup Via Time-Delay Bit-Slicing in ALU Design for VLSI Technology. [Citation Graph (0, 0)][DBLP ] ISCA, 1985, pp:28-35 [Conf ] Richard L. Norton , Jacob A. Abraham Adaptive Interpretation as a Means of Exploiting Complex Instruction Sets [Citation Graph (0, 0)][DBLP ] ISCA, 1983, pp:277-282 [Conf ] Ramyanshu Datta , Jacob A. Abraham , Robert K. Montoye , Wendy Belluomini , Hung Ngo , Chandler McDowell , Jente B. Kuang , Kevin J. Nowka A low latency and low power dynamic Carry Save Adder. [Citation Graph (0, 0)][DBLP ] ISCAS (2), 2004, pp:477-480 [Conf ] Qingqi Dou , Jacob A. Abraham Jitter Decomposition by Time Lag Correlation. [Citation Graph (0, 0)][DBLP ] ISQED, 2006, pp:525-530 [Conf ] Kamalnayan Jayaraman , Vivekananda M. Vedula , Jacob A. Abraham Native Mode Functional Self-Test Generation for Systems-on-Chip. [Citation Graph (0, 0)][DBLP ] ISQED, 2002, pp:280-285 [Conf ] Rajeshwary Tayade , Savithri Sundereswaran , Jacob Abraham Small-Delay Defect Detection in the Presence of Process Variations. [Citation Graph (0, 0)][DBLP ] ISQED, 2007, pp:711-716 [Conf ] Joonsung Park , Hongjoong Shin , Jacob A. Abraham Pseudorandom Test for Nonlinear Circuits Based on a Simplified Volterra Series Model. [Citation Graph (0, 0)][DBLP ] ISQED, 2007, pp:495-500 [Conf ] Chaoming Zhang , Ranjit Gharpurey , Jacob A. Abraham Built-In Test of RF Mixers Using RF Amplitude Detectors. [Citation Graph (0, 0)][DBLP ] ISQED, 2007, pp:404-409 [Conf ] Jacob A. Abraham Functional Level Test Generation for Complex Digital Systems. [Citation Graph (0, 0)][DBLP ] ITC, 1981, pp:461-462 [Conf ] Jacob A. Abraham Incorporating Test Technology into an Undergraduate Curriculum. [Citation Graph (0, 0)][DBLP ] ITC, 1983, pp:162- [Conf ] Jacob A. Abraham Position Statement: Increasing Test Coverage in a VLSI Design Course. [Citation Graph (0, 0)][DBLP ] ITC, 1999, pp:1132- [Conf ] Jacob A. Abraham , Vivekananda M. Vedula , Daniel G. Saab Verifying Properties Using Sequential ATPG. [Citation Graph (0, 0)][DBLP ] ITC, 2002, pp:194-202 [Conf ] Prithviraj Banerjee , Jacob A. Abraham Generating Tests for Physical Failures in MOS Logic Circuits. [Citation Graph (0, 0)][DBLP ] ITC, 1983, pp:554-559 [Conf ] Kyung Tek Lee , Jacob A. Abraham Critical path identification and delay tests of dynamic circuits. [Citation Graph (0, 0)][DBLP ] ITC, 1999, pp:421-430 [Conf ] Hongtao P. Chang , William A. Rogers , Jacob A. Abraham Structured Functional Level Test Generation Using Binary Decision Diagrams. [Citation Graph (0, 0)][DBLP ] ITC, 1986, pp:97-104 [Conf ] Chun-Hung Chen , Jacob A. Abraham High Quality Tests for Switch-Level Circuits Using Current and Logic Test Generation Algorithms. [Citation Graph (0, 0)][DBLP ] ITC, 1991, pp:615-622 [Conf ] Ramaswami Dandapani , Janak H. Patel , Jacob A. Abraham Design of Test Pattern Generators for Built-In Test. [Citation Graph (0, 0)][DBLP ] ITC, 1984, pp:315-319 [Conf ] Ramyanshu Datta , Ravi Gupta , Antony Sebastine , Jacob A. Abraham , Manuel A. d'Abreu Tri-Scan: A Novel DFT Technique for CMOS Path Delay Fault Testing. [Citation Graph (0, 0)][DBLP ] ITC, 2004, pp:1118-1127 [Conf ] Robert H. Fujii , Jacob A. Abraham Self-Test for Microprocessors. [Citation Graph (0, 0)][DBLP ] ITC, 1985, pp:356-361 [Conf ] Robert H. Fujii , Jacob A. Abraham Approaches to Circuit Level Design for Testability. [Citation Graph (0, 0)][DBLP ] ITC, 1986, pp:480-483 [Conf ] Gopi Ganapathy , Jacob A. Abraham Hardware Acceleration Alone Will Not Make Fault Grading ULSI a Reality. [Citation Graph (0, 0)][DBLP ] ITC, 1991, pp:848-857 [Conf ] Sungbae Hwang , Jacob A. Abraham Optimal BIST Using an Embedded Microprocessor. [Citation Graph (0, 0)][DBLP ] ITC, 2002, pp:736-745 [Conf ] Sankaran Karthik , Mark Aitken , Glidden Martin , Srinivasu Pappula , Bob Stettler , Praveen Vishakantaiah , Manuel A. d'Abreu , Jacob A. Abraham Distributed Mixed Level Logic and Fault Simulation on the Pentium® Pro Microprocessor. [Citation Graph (0, 0)][DBLP ] ITC, 1996, pp:160-166 [Conf ] Marc E. Levitt , Jacob A. Abraham The Economics of Scan Design. [Citation Graph (0, 0)][DBLP ] ITC, 1989, pp:869-874 [Conf ] M. J. Marlett , Jacob A. Abraham DC_IATP : An Iterative Analog Circuit Test Generation Program for Generating DC Single Pattern Tests. [Citation Graph (0, 0)][DBLP ] ITC, 1988, pp:839-844 [Conf ] John Moondanos , Jacob A. Abraham Sequential Redundancy Identification Using Verification Techniques. [Citation Graph (0, 0)][DBLP ] ITC, 1992, pp:197-205 [Conf ] Dinos Moundanos , Jacob A. Abraham , Yatin Vasant Hoskote A Unified Framework for Design Validation and Manufacturing Test. [Citation Graph (0, 0)][DBLP ] ITC, 1996, pp:875-884 [Conf ] Ashwin Raghunathan , Ji Hwan (Paul) Chun , Jacob A. Abraham , Abhijit Chatterjee Quasi-Oscillation Based Test for Improved Prediction of Analog Performance Parameters. [Citation Graph (0, 0)][DBLP ] ITC, 2004, pp:252-261 [Conf ] William A. Rogers , Jacob A. Abraham CHIEFS : A Concurrent, Hierarchical and Extensible Fault Simulator. [Citation Graph (0, 0)][DBLP ] ITC, 1985, pp:710-716 [Conf ] Jeongjin Roh , Jacob A. Abraham Subband filtering scheme for analog and mixed-signal circuit testing. [Citation Graph (0, 0)][DBLP ] ITC, 1999, pp:221-229 [Conf ] Alper Sen , Vijay K. Garg , Jacob A. Abraham , Jayanta Bhadra Formal Verification of a System-on-Chip Using Computation Slicing. [Citation Graph (0, 0)][DBLP ] ITC, 2004, pp:810-819 [Conf ] Jian Shen , Jacob A. Abraham Native mode functional test generation for processors with applications to self test and design validation. [Citation Graph (0, 0)][DBLP ] ITC, 1998, pp:990-999 [Conf ] Kurt H. Thearling , Jacob A. Abraham An Easily Computed Functional Level Testability Measure. [Citation Graph (0, 0)][DBLP ] ITC, 1989, pp:381-390 [Conf ] Raghuram S. Tupuri , Jacob A. Abraham A Novel Functional Test Generation Method for Processors Using Commercial ATPG. [Citation Graph (0, 0)][DBLP ] ITC, 1997, pp:743-752 [Conf ] Praveen Vishakantaiah , Jacob A. Abraham , Daniel G. Saab CHEETA: Composition of Hierarchical Sequential Tests Using ATKET. [Citation Graph (0, 0)][DBLP ] ITC, 1993, pp:606-615 [Conf ] Hak-soo Yu , Hongjoong Shin , Ji Hwan (Paul) Chun , Jacob A. Abraham Performance Characterization of Mixed-Signal Circuits Using a Ternary Signal Representation. [Citation Graph (0, 0)][DBLP ] ITC, 2004, pp:1389-1397 [Conf ] Jing Zeng , Magdy S. Abadir , A. Kolhatkar , G. Vandling , Li-C. Wang , Jacob A. Abraham On Correlating Structural Tests with Functional Tests for Speed Binning of High Performance Design. [Citation Graph (0, 0)][DBLP ] ITC, 2004, pp:31-37 [Conf ] Jing Zeng , Magdy S. Abadir , G. Vandling , Li-C. Wang , S. Karako , Jacob A. Abraham On Correlating Structural Tests with Functional Tests for Speed Binning of High Performance Design. [Citation Graph (0, 0)][DBLP ] MTV, 2004, pp:103-109 [Conf ] Sriram Sambamurthy , Jacob A. Abraham , Raghuram S. Tupuri Delay Constrained Register Transfer Level Dynamic Power Estimation. [Citation Graph (0, 0)][DBLP ] PATMOS, 2006, pp:36-46 [Conf ] Prithviraj Banerjee , Jacob A. Abraham A Probabilistic Model of Algorithm-Based Fault Tolerance in Array Processors for Real-Time Systems. [Citation Graph (0, 0)][DBLP ] IEEE Real-Time Systems Symposium, 1986, pp:72-78 [Conf ] Robert B. Mueller-Thuns , Daniel G. Saab , Jacob A. Abraham Design of a scalable parallel switch-level simulator for VLSI. [Citation Graph (0, 0)][DBLP ] SC, 1990, pp:615-624 [Conf ] W. Kent Fuchs , Kun-Lung Wu , Jacob A. Abraham Low-Cost Comparison and Diagnosis of Large Remotely Located Files. [Citation Graph (0, 0)][DBLP ] Symposium on Reliability in Distributed Software and Database Systems, 1986, pp:67-73 [Conf ] Jacob A. Abraham , Gopi Ganapathy Practical Test and DFT for Next Generation VLSI. [Citation Graph (0, 0)][DBLP ] VLSI Design, 1996, pp:3- [Conf ] Pradip Bose , Jacob A. Abraham Performance and Functional Verification of Microprocessors. [Citation Graph (0, 0)][DBLP ] VLSI Design, 2000, pp:58-63 [Conf ] Yatin Vasant Hoskote , John Moondanos , Jacob A. Abraham , Donald S. Fussell Verification of Circuits Described in VHDL through Extraction of Design Intent. [Citation Graph (0, 0)][DBLP ] VLSI Design, 1994, pp:417-420 [Conf ] Sankaran Karthik , Jacob A. Abraham , Raymond P. Voith Optimizations for Behavioral/RTL Simulation. [Citation Graph (0, 0)][DBLP ] VLSI Design, 1993, pp:311-316 [Conf ] Jawahar Jain , Dinos Moundanos , James R. Bitner , Jacob A. Abraham , Donald S. Fussell , Don E. Ross Efficient variable ordering and partial representation algorithm. [Citation Graph (0, 0)][DBLP ] VLSI Design, 1995, pp:81-86 [Conf ] Rathish Jayabharathi , Manuel A. d'Abreu , Jacob A. Abraham FzCRITIC - A Functional Timing Verifier Using a Novel Fuzzy Delay Model. [Citation Graph (0, 0)][DBLP ] VLSI Design, 1999, pp:232-235 [Conf ] Arun Krishnamachary , Jacob A. Abraham Effects of Multi-cycle Sensitization on Delay Tests. [Citation Graph (0, 0)][DBLP ] VLSI Design, 2003, pp:137-142 [Conf ] Arun Krishnamachary , Jacob A. Abraham , Raghuram S. Tupuri Timing Verification and Delay Test Generation for Hierarchical Designs. [Citation Graph (0, 0)][DBLP ] VLSI Design, 2001, pp:157-162 [Conf ] Narayanan Krishnamurthy , Jayanta Bhadra , Magdy S. Abadir , Jacob A. Abraham Towards The Complete Elimination of Gate/Switch Level Simulations. [Citation Graph (0, 0)][DBLP ] VLSI Design, 2004, pp:115-0 [Conf ] Rajarshi Mukherjee , Jawahar Jain , Masahiro Fujita , Jacob A. Abraham , Donald S. Fussell On More Efficient Combinational ATPG Using Functional Learning. [Citation Graph (0, 0)][DBLP ] VLSI Design, 1996, pp:107-110 [Conf ] Naveena Nagi , Abhijit Chatterjee , Ashok Balivada , Jacob A. Abraham Efficient multisine testing of analog circuits. [Citation Graph (0, 0)][DBLP ] VLSI Design, 1995, pp:234-238 [Conf ] Hak-soo Yu , Jacob A. Abraham An Efficient 3-Bit -Scan Multiplier without Overlapping Bits, and Its 64x64 Bit Implementation. [Citation Graph (0, 0)][DBLP ] VLSI Design, 2002, pp:441-446 [Conf ] Qiang Qiang , Daniel G. Saab , Jacob A. Abraham Checking Nested Properties Using Bounded Model Checking and Sequential ATPG. [Citation Graph (0, 0)][DBLP ] VLSI Design, 2006, pp:225-230 [Conf ] Jeongjin Roh , Jacob A. Abraham A Mixed-Signal BIST Scheme with Time-Division Multiplexing (TDM) Comparator and Counters. [Citation Graph (0, 0)][DBLP ] VLSI Design, 2000, pp:572-0 [Conf ] Daniel G. Saab , Jacob A. Abraham , Vivekananda M. Vedula Formal Verification Using Bounded Model Checking: SAT versus Sequential ATPG Engines. [Citation Graph (0, 0)][DBLP ] VLSI Design, 2003, pp:243-248 [Conf ] Raghuram S. Tupuri , Jacob A. Abraham A Novel Hierarchical Test Generation Method for Processors. [Citation Graph (0, 0)][DBLP ] VLSI Design, 1997, pp:540-541 [Conf ] Robert W. Sumners , Jayanta Bhadra , Jacob A. Abraham Automatic Validation Test Generation Using Extracted Control Models. [Citation Graph (0, 0)][DBLP ] VLSI Design, 2000, pp:312-0 [Conf ] Raghuram S. Tupuri , Jacob A. Abraham , Daniel G. Saab Hierarchical Test Generation for Systems On a Chip. [Citation Graph (0, 0)][DBLP ] VLSI Design, 2000, pp:198-0 [Conf ] Vivekananda M. Vedula , Whitney J. Townsend , Jacob A. Abraham Program Slicing for ATPG-Based Property Checking. [Citation Graph (0, 0)][DBLP ] VLSI Design, 2004, pp:591-596 [Conf ] Shobha Vasudevan , Vinod Viswanath , Jacob A. Abraham Efficient Microprocessor Verification using Antecedent Conditioned Slicing. [Citation Graph (0, 0)][DBLP ] VLSI Design, 2007, pp:43-49 [Conf ] Jacob A. Abraham , Daniel G. Saab Tutorial T4A: Formal Verification Techniques and Tools for Complex Designs. [Citation Graph (0, 0)][DBLP ] VLSI Design, 2007, pp:6- [Conf ] Henry Chang , Steve Dollens , Gordon Roberts , Charles E. Stroud , Mani Soma , Jacob A. Abraham Analog and Mixed Signal Benchmark Circuit Development: Who Needs Them? [Citation Graph (0, 0)][DBLP ] VTS, 2001, pp:415-416 [Conf ] Magdy S. Abadir , Jacob A. Abraham , H. Hao , C. Hunter , Wayne M. Needham , Ron G. Walther Microprocessor Test and Validation: Any New Avenues? [Citation Graph (0, 0)][DBLP ] VTS, 1997, pp:458-464 [Conf ] Ashok Balivada , Yatin Vasant Hoskote , Jacob A. Abraham Verification of transient response of linear analog circuits. [Citation Graph (0, 0)][DBLP ] VTS, 1995, pp:42-47 [Conf ] Abhijit Chatterjee , Rathish Jayabharathi , Pankaj Pant , Jacob A. Abraham Non-robust tests for stuck-fault detection using signal waveform analysis: feasibility and advantages. [Citation Graph (0, 0)][DBLP ] VTS, 1996, pp:354-361 [Conf ] Ramyanshu Datta , Gary D. Carpenter , Kevin J. Nowka , Jacob A. Abraham A Scheme for On-Chip Timing Characterization. [Citation Graph (0, 0)][DBLP ] VTS, 2006, pp:24-29 [Conf ] Narayanan Krishnamurthy , Jayanta Bhadra , Magdy S. Abadir , Jacob A. Abraham Is State Mapping Essential for Equivalence Checking Custom Memories in Scan-Based Designs? [Citation Graph (0, 0)][DBLP ] VTS, 2002, pp:275-280 [Conf ] Narayanan Krishnamurthy , Andrew K. Martin , Magdy S. Abadir , Jacob A. Abraham Validation of PowerPC(tm) Custom Memories using Symbolic Simulation. [Citation Graph (0, 0)][DBLP ] VTS, 2000, pp:9-14 [Conf ] Kyung Tek Lee , Clay Nordquist , Jacob A. Abraham Automatic Test Pattern Generation for Crosstalk Glitches in Digital Circuits. [Citation Graph (0, 0)][DBLP ] VTS, 1998, pp:34-41 [Conf ] Rathish Jayabharathi , Kyung Tek Lee , Jacob A. Abraham A Novel Solution for Chip-Level Functional Timing Verification. [Citation Graph (0, 0)][DBLP ] VTS, 1997, pp:137-142 [Conf ] Dinos Moundanos , Jacob A. Abraham Using Verification Technology for Validation Coverage Analysis and Test Generation. [Citation Graph (0, 0)][DBLP ] VTS, 1998, pp:254-259 [Conf ] Ashwin Raghunathan , Hongjoong Shin , Jacob A. Abraham , Abhijit Chatterjee Prediction of Analog Performance Parameters Using Oscillation Based Test. [Citation Graph (0, 0)][DBLP ] VTS, 2004, pp:377-382 [Conf ] Jeongjin Roh , Jacob A. Abraham A Comprehensive TDM Comparator Scheme for Effective Analysis of Oscillation-Based Test. [Citation Graph (0, 0)][DBLP ] VTS, 2000, pp:143-148 [Conf ] Jian Shen , Jacob A. Abraham Verification of Processor Microarchitectures. [Citation Graph (0, 0)][DBLP ] VTS, 1999, pp:189-194 [Conf ] Hongjoong Shin , Byoungho Kim , Jacob A. Abraham Spectral Prediction for Specification-Based Loopback Test of Embedded Mixed-Signal Circuits. [Citation Graph (0, 0)][DBLP ] VTS, 2006, pp:412-419 [Conf ] Vivekananda M. Vedula , Jacob A. Abraham , Jayanta Bhadra Program Slicing for Hierarchical Test Generation. [Citation Graph (0, 0)][DBLP ] VTS, 2002, pp:237-246 [Conf ] Hak-soo Yu , Sungbae Hwang , Jacob A. Abraham DSP-Based Statistical Self Test of On-Chip Converters. [Citation Graph (0, 0)][DBLP ] VTS, 2003, pp:83-88 [Conf ] Byoungho Kim , Zhenhai Fu , Jacob A. Abraham Transformer-Coupled Loopback Test for Differential Mixed-Signal Specifications. [Citation Graph (0, 0)][DBLP ] VTS, 2007, pp:291-296 [Conf ] Hong Helena Zheng , Ashok Balivada , Jacob A. Abraham A novel test generation approach for parametric faults in linear analog circuits . [Citation Graph (0, 0)][DBLP ] VTS, 1996, pp:470-475 [Conf ] Kyoil Kim , Jacob A. Abraham , Jayanta Bhadra Model Checking of Security Protocols with Pre-configuration. [Citation Graph (0, 0)][DBLP ] WISA, 2003, pp:1-15 [Conf ] Ashok Balivada , Jin Chen , Jacob A. Abraham Analog Testing with Time Response Parameters. [Citation Graph (0, 0)][DBLP ] IEEE Design & Test of Computers, 1996, v:13, n:2, pp:18-25 [Journal ] Narayanan Krishnamurthy , Magdy S. Abadir , Andrew K. Martin , Jacob A. Abraham Design and Development Paradigm for Industrial Formal Verification CAD Tools. [Citation Graph (0, 0)][DBLP ] IEEE Design & Test of Computers, 2001, v:18, n:4, pp:26-35 [Journal ] Narayanan Krishnamurthy , Andrew K. Martin , Magdy S. Abadir , Jacob A. Abraham Validating PowerPC Microprocessor Custom Memories. [Citation Graph (0, 0)][DBLP ] IEEE Design & Test of Computers, 2000, v:17, n:4, pp:61-76 [Journal ] Shobha Vasudevan , E. Allen Emerson , Jacob A. Abraham Efficient Model Checking of Hardware Using Conditioned Slicing. [Citation Graph (0, 0)][DBLP ] Electr. Notes Theor. Comput. Sci., 2005, v:128, n:6, pp:279-294 [Journal ] Jayanta Bhadra , Andrew K. Martin , Jacob A. Abraham A Formal Framework for Verification of Embedded Custom Memories of the Motorola MPC7450 Microprocessor. [Citation Graph (0, 0)][DBLP ] Formal Methods in System Design, 2005, v:27, n:1-2, pp:67-112 [Journal ] Jawahar Jain , Jacob A. Abraham , James R. Bitner , Donald S. Fussell Probabilistic Verification of Boolean Functions. [Citation Graph (0, 0)][DBLP ] Formal Methods in System Design, 1992, v:1, n:1, pp:61-115 [Journal ] Rajarshi Mukherjee , Jawahar Jain , Koichiro Takayama , Jacob A. Abraham , Donald S. Fussell , Masahiro Fujita Efficient Combinational Verification Using Overlapping Local BDDs and a Hash Table. [Citation Graph (0, 0)][DBLP ] Formal Methods in System Design, 2002, v:21, n:1, pp:95-101 [Journal ] Craig M. Chase , Prakash Arunachalam , Jacob A. Abraham Memory Distribution: Techniques and Practice for CAD Applications. [Citation Graph (0, 0)][DBLP ] Parallel Computing, 1998, v:24, n:11, pp:1597-1615 [Journal ] Jacob A. Abraham A Combinatorial Solution to the Reliability of Interwoven Redundant Logic Networks. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Computers, 1975, v:24, n:5, pp:578-584 [Journal ] Jacob A. Abraham , Daniel Gajski Design of Testable Structures Defined by Simple Loops. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Computers, 1981, v:30, n:11, pp:875-884 [Journal ] Prithviraj Banerjee , Jacob A. Abraham Bounds on Algorithm-Based Fault Tolerance in Multiple Processor Systems. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Computers, 1986, v:35, n:4, pp:296-306 [Journal ] Prithviraj Banerjee , Joseph T. Rahmeh , Craig B. Stunkel , V. S. S. Nair , Kaushik Roy , Vijay Balasubramanian , Jacob A. Abraham Algorithm-Based Fault Tolerance on a Hypercube Multiprocessor. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Computers, 1990, v:39, n:9, pp:1132-1145 [Journal ] Dhananjay Brahme , Jacob A. Abraham Functional Testing of Microprocessors. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Computers, 1984, v:33, n:6, pp:475-485 [Journal ] Abhijit Chatterjee , Jacob A. Abraham The Testability of Generalized Counters Under Multiple Faulty Cells. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Computers, 1990, v:39, n:11, pp:1378-1385 [Journal ] Abhijit Chatterjee , Jacob A. Abraham Test Generation for Iterative Logic Arrays Based on an N-Cube of Cell States Model. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Computers, 1991, v:40, n:10, pp:1133-1148 [Journal ] Timothy C. K. Chou , Jacob A. Abraham Load Redistribution Under Failure in Distributed Systems. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Computers, 1983, v:32, n:9, pp:799-808 [Journal ] Timothy C. K. Chou , Jacob A. Abraham Distributed Control of Computer Systems. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Computers, 1986, v:35, n:6, pp:564-567 [Journal ] Kuang-Hua Huang , Jacob A. Abraham Algorithm-Based Fault Tolerance for Matrix Operations. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Computers, 1984, v:33, n:6, pp:518-528 [Journal ] Jawahar Jain , James R. Bitner , Magdy S. Abadir , Jacob A. Abraham , Donald S. Fussell Indexed BDDs: Algorithmic Advances in Techniques to Represent and Verify Boolean Functions. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Computers, 1997, v:46, n:11, pp:1230-1245 [Journal ] Jing-Yang Jou , Jacob A. Abraham Fault-Tolerant FFT Networks. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Computers, 1988, v:37, n:5, pp:548-561 [Journal ] Dinos Moundanos , Jacob A. Abraham , Yatin Vasant Hoskote Abstraction Techniques for Validation Coverage Analysis and Test Generation. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Computers, 1998, v:47, n:1, pp:2-14 [Journal ] V. S. S. Nair , Jacob A. Abraham Real-Number Codes for Bault-Tolerant Matrix Operations On Processor Arrays. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Computers, 1990, v:39, n:4, pp:426-435 [Journal ] V. S. S. Nair , Jacob A. Abraham , Prithviraj Banerjee Efficient Techniques for the Analysis of Algorithm-Based Fault Tolerance (ABFT) Schemes. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Computers, 1996, v:45, n:4, pp:499-503 [Journal ] V. S. S. Nair , Yatin Vasant Hoskote , Jacob A. Abraham Probabilistic Evaluation of On-Line Checks in Fault-Tolerant Multiprocessor Systems. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Computers, 1992, v:41, n:5, pp:532-541 [Journal ] Ravindra Nair , Satish M. Thatte , Jacob A. Abraham Efficient Algorithms for Testing Semiconductor Random-Access Memories. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Computers, 1978, v:27, n:6, pp:572-576 [Journal ] Satish M. Thatte , Jacob A. Abraham Test Generation for Microprocessors. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Computers, 1980, v:29, n:6, pp:429-441 [Journal ] Prithviraj Banerjee , Jacob A. Abraham A Multivalued Algebra For Modeling Physical Failures in MOS VLSI Circuits. [Citation Graph (0, 0)][DBLP ] IEEE Trans. on CAD of Integrated Circuits and Systems, 1985, v:4, n:3, pp:312-321 [Journal ] Abhijit Chatterjee , Jacob A. Abraham On the C-Testability of Generalized Counters. [Citation Graph (0, 0)][DBLP ] IEEE Trans. on CAD of Integrated Circuits and Systems, 1987, v:6, n:5, pp:713-726 [Journal ] Niraj K. Jha , Jacob A. Abraham Design of Testable CMOS Logic Circuits Under Arbitrary Delays. [Citation Graph (0, 0)][DBLP ] IEEE Trans. on CAD of Integrated Circuits and Systems, 1985, v:4, n:3, pp:264-269 [Journal ] Yatin Vasant Hoskote , Jacob A. Abraham , Donald S. Fussell , John Moondanos Automatic verification of implementations of large circuits against HDL specifications. [Citation Graph (0, 0)][DBLP ] IEEE Trans. on CAD of Integrated Circuits and Systems, 1997, v:16, n:3, pp:217-228 [Journal ] Thomas M. Niermann , Rabindra K. Roy , Janak H. Patel , Jacob A. Abraham Test compaction for sequential circuits. [Citation Graph (0, 0)][DBLP ] IEEE Trans. on CAD of Integrated Circuits and Systems, 1992, v:11, n:2, pp:260-267 [Journal ] Robert B. Mueller-Thuns , Daniel G. Saab , Robert F. Damiano , Jacob A. Abraham VLSI logic and fault simulation on general-purpose parallel computers. [Citation Graph (0, 0)][DBLP ] IEEE Trans. on CAD of Integrated Circuits and Systems, 1993, v:12, n:3, pp:446-460 [Journal ] Rajarshi Mukherjee , Jawahar Jain , Koichiro Takayama , Masahiro Fujita , Jacob A. Abraham , Donald S. Fussell An efficient filter-based approach for combinational verification. [Citation Graph (0, 0)][DBLP ] IEEE Trans. on CAD of Integrated Circuits and Systems, 1999, v:18, n:11, pp:1542-1557 [Journal ] Naveena Nagi , Abhijit Chatterjee , Heebyung Yoon , Jacob A. Abraham Signature analysis for analog and mixed-signal circuit test response compaction. [Citation Graph (0, 0)][DBLP ] IEEE Trans. on CAD of Integrated Circuits and Systems, 1998, v:17, n:6, pp:540-546 [Journal ] William A. Rogers , John F. Guzolek , Jacob A. Abraham Concurrent Hierarchical Fault Simulation: A Performance Model and Two Optimizations. [Citation Graph (0, 0)][DBLP ] IEEE Trans. on CAD of Integrated Circuits and Systems, 1987, v:6, n:5, pp:848-862 [Journal ] Jeongjin Roh , Jacob A. Abraham A comprehensive signature analysis scheme for oscillation-test. [Citation Graph (0, 0)][DBLP ] IEEE Trans. on CAD of Integrated Circuits and Systems, 2003, v:22, n:10, pp:1409-1423 [Journal ] Daniel G. Saab , Youssef Saab , Jacob A. Abraham Automatic test vector cultivation for sequential VLSI circuits using genetic algorithms. [Citation Graph (0, 0)][DBLP ] IEEE Trans. on CAD of Integrated Circuits and Systems, 1996, v:15, n:10, pp:1278-1285 [Journal ] Hsi-Ching Shih , Joseph T. Rahmeh , Jacob A. Abraham FAUST: An MOS Fault Simulator with Timing Information. [Citation Graph (0, 0)][DBLP ] IEEE Trans. on CAD of Integrated Circuits and Systems, 1986, v:5, n:4, pp:557-563 [Journal ] Zeyad Alkhalifa , V. S. S. Nair , Narayanan Krishnamurthy , Jacob A. Abraham Design and Evaluation of System-Level Checks for On-Line Control Flow Error Detection. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Parallel Distrib. Syst., 1999, v:10, n:6, pp:627-641 [Journal ] Robert B. Mueller-Thuns , Daniel G. Saab , Robert F. Damiano , Jacob A. Abraham Benchmarking Parallel Processing Platforms: An Applications Perspective. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Parallel Distrib. Syst., 1993, v:4, n:8, pp:947-954 [Journal ] W. Kent Fuchs , Kun-Lung Wu , Jacob A. Abraham Comparison and Diagnosis of Large Replicated Files. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Software Eng., 1987, v:13, n:1, pp:15-22 [Journal ] Shobha Vasudevan , Jacob A. Abraham , Vinod Viswanath , Jiajin Tu Automatic decomposition for sequential equivalence checking of system level and RTL descriptions. [Citation Graph (0, 0)][DBLP ] MEMOCODE, 2006, pp:71-80 [Conf ] Byoungho Kim , Hongjoong Shin , Ji Hwan (Paul) Chun , Jacob A. Abraham Optimized Signature-Based Statistical Alternate Test for Mixed-Signal Performance Parameters. [Citation Graph (0, 0)][DBLP ] European Test Symposium, 2006, pp:199-204 [Conf ] Sankar Gurumurthy , Ramtilak Vemu , Jacob A. Abraham , Daniel G. Saab Automatic Generation of Instructions to Robustly Test Delay Defects in Processors. [Citation Graph (0, 0)][DBLP ] European Test Symposium, 2007, pp:173-178 [Conf ] Shobha Vasudevan , E. Allen Emerson , Jacob A. Abraham Improved verification of hardware designs through antecedent conditioned slicing. [Citation Graph (0, 0)][DBLP ] STTT, 2007, v:9, n:1, pp:89-101 [Journal ] Shobha Vasudevan , Vinod Viswanath , Robert W. Sumners , Jacob A. Abraham Automatic Verification of Arithmetic Circuits in RTL Using Stepwise Refinement of Term Rewriting Systems. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Computers, 2007, v:56, n:10, pp:1401-1414 [Journal ] Marc E. Levitt , Kaushik Roy , Jacob A. Abraham BiCMOS logic testing. [Citation Graph (0, 0)][DBLP ] IEEE Trans. VLSI Syst., 1994, v:2, n:2, pp:241-248 [Journal ] Sungbae Hwang , Jacob A. Abraham Test data compression and test time reduction using an embedded microprocessor. [Citation Graph (0, 0)][DBLP ] IEEE Trans. VLSI Syst., 2003, v:11, n:5, pp:853-862 [Journal ] Analytical model for the impact of multiple input switching noise on timing. [Citation Graph (, )][DBLP ] LFSR-Based Performance Characterization of Nonlinear Analog and Mixed-Signal Circuits. [Citation Graph (, )][DBLP ] A Random Jitter RMS Estimation Technique for BIST Applications. [Citation Graph (, )][DBLP ] A low-cost concurrent error detection technique for processor control logic. [Citation Graph (, )][DBLP ] Implications of Technology Trends on System Dependability. [Citation Graph (, )][DBLP ] SNR-Aware Error Detection for Low-Power Discrete Wavelet Lifting Transform in JPEG 2000. [Citation Graph (, )][DBLP ] High level test generation using data flow descriptions. [Citation Graph (, )][DBLP ] Derivation of signal flow for switch-level simulation. [Citation Graph (, )][DBLP ] On efficient generation of instruction sequences to test for delay defects in a processor. [Citation Graph (, )][DBLP ] A delay measurement method using a shrinking clock signal. [Citation Graph (, )][DBLP ] A hierarchy of subgraphs underlying a timing graph and its use in capturing topological correlation in SSTA. [Citation Graph (, )][DBLP ] Adaptive SRAM memory for low power and high yield. [Citation Graph (, )][DBLP ] Efficient parallel algorithms for processor arrays. [Citation Graph (, )][DBLP ] Using write back cache to improve performance of multi-user multiprocessors. [Citation Graph (, )][DBLP ] Error detection in 2-D Discrete Wavelet lifting transforms. [Citation Graph (, )][DBLP ] Budget-Dependent Control-Flow Error Detection. [Citation Graph (, )][DBLP ] Panel: Realistic low power design: Let errors occur and correct them later or mitigate errors via design guardbanding and process control?. [Citation Graph (, )][DBLP ] Characterization of Standard Cells for Intra-Cell Mismatch Variations. [Citation Graph (, )][DBLP ] Cache Design for Low Power and High Yield. [Citation Graph (, )][DBLP ] Characterization of sequential cells for constraint sensitivities. [Citation Graph (, )][DBLP ] Functionally valid gate-level peak power estimation for processors. [Citation Graph (, )][DBLP ] Real-time dynamic hybrid BiST solution for Very-Low-Cost ATE production testing of A/D converters with controlled DPPM. [Citation Graph (, )][DBLP ] A Robust Top-Down Dynamic Power Estimation Methodology for Delay Constrained Register Transfer Level Sequential Circuits. [Citation Graph (, )][DBLP ] Dedicated Rewriting: Automatic Verification of Low Power Transformations in RTL. [Citation Graph (, )][DBLP ] Parallel Loopback Test of Mixed-Signal Circuits. [Citation Graph (, )][DBLP ] Efficient Loopback Test for Aperture Jitter in Embedded Mixed-Signal Circuits. [Citation Graph (, )][DBLP ] Low Cost RF Receiver Parameter Measurement with On-Chip Amplitude Detectors. [Citation Graph (, )][DBLP ] Low-cost Test of Timing Mismatch Among Time-Interleaved A/D Converters in High-speed Communication Systems. [Citation Graph (, )][DBLP ] Low-Complexity Off-Chip Skew Measurement and Compensation Module (SMCM) Design for Built-Off Test Chip. [Citation Graph (, )][DBLP ] A Built-In Self-Test scheme for high speed I/O using cycle-by-cycle edge control. [Citation Graph (, )][DBLP ] Calibration-enabled scalable built-in current sensor compatible with very low cost ATE. [Citation Graph (, )][DBLP ] Critical Path Selection for Delay Test Considering Coupling Noise. [Citation Graph (, )][DBLP ] A timing methodology considering within-die clock skew variations. [Citation Graph (, )][DBLP ] Search in 0.011secs, Finished in 0.918secs