The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Yunji Chen: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Haihua Shen, Yunji Chen, Jing Huang
    EmGen: An Automatic Test-Program Generation Tool for Embedded IP Cores. [Citation Graph (0, 0)][DBLP]
    ICESS, 2004, pp:528-535 [Conf]

  2. A general method to make multi-clock system deterministic. [Citation Graph (, )][DBLP]


  3. A multi-FPGA based platform for emulating a 100m-transistor-scale processor with high-speed peripherals (abstract only). [Citation Graph (, )][DBLP]


  4. Fast complete memory consistency verification. [Citation Graph (, )][DBLP]


  5. LReplay: a pending period based deterministic replay scheme. [Citation Graph (, )][DBLP]


  6. A stochastic method for controlling the scaling parameters of Cauchy mutation in fast evolutionary programming. [Citation Graph (, )][DBLP]


  7. An Enhanced HyperTransport Controller with Cache Coherence Support for Multiple-CMP. [Citation Graph (, )][DBLP]


  8. Efficiency-Aware QoS DRAM Scheduler. [Citation Graph (, )][DBLP]


  9. Global Clock, Physical Time Order and Pending Period Analysis in Multiprocessor Systems [Citation Graph (, )][DBLP]


Search in 0.062secs, Finished in 0.063secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002