The SCEAS System
Navigation Menu

Search the dblp DataBase


El-Bay Bourennane: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Cyril Berthaud, El-Bay Bourennane, Michel Paindavoine, Claude Milan
    Implementation of a Real Time Image Rotation using B-Spline Interpolation on FPGA's Board. [Citation Graph (0, 0)][DBLP]
    ICIP (3), 1998, pp:995-999 [Conf]
  2. Sophie Bouchoux, El-Bay Bourennane, Michel Paindavoine
    Implementation of JPEG2000 arithmetic decoder using dynamic reconfiguration of FPGA. [Citation Graph (0, 0)][DBLP]
    ICIP, 2004, pp:2841-2844 [Conf]
  3. Sophie Bouchoux, El-Bay Bourennane, Johel Mitéran, Michel Paindavoine
    Implementation of JPEG2000 Arithmetic Decoder on a Dynamically Reconfigurable ATMEL FPGA. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2004, pp:237-238 [Conf]
  4. Johel Mitéran, Sebastien Bouillant, El-Bay Bourennane
    Classification Boundary Approximation by Using Combination of Training Steps for Real-Time Image Segmentation. [Citation Graph (0, 0)][DBLP]
    MLDM, 2003, pp:141-155 [Conf]
  5. AbdelHalim Samahi, Sami Boukhechem, El-Bay Bourennane, Nasser E. Idirene
    STARSoC : A C-based platform for rapid prototyping of embedded system. [Citation Graph (0, 0)][DBLP]
    ReCoSoC, 2005, pp:177-182 [Conf]
  6. El-Bay Bourennane, Claude Milan, Michel Paindavoine, Sophie Bouchoux
    Real Time Image Rotation Using Dynamic Reconfiguration. [Citation Graph (0, 0)][DBLP]
    Real-Time Imaging, 2002, v:8, n:4, pp:277-289 [Journal]
  7. Johel Mitéran, Sebastien Bouillant, El-Bay Bourennane
    SVM approximation for real-time image segmentation by using an improved hyperrectangles-based method. [Citation Graph (0, 0)][DBLP]
    Real-Time Imaging, 2003, v:9, n:3, pp:179-188 [Journal]
  8. Lionel Torres, El-Bay Bourennane, Michel Robert, Michel Paindavoine
    A Recursive Digital Filter Implementation for Noisy and Blurred Images. [Citation Graph (0, 0)][DBLP]
    Real-Time Imaging, 1998, v:4, n:3, pp:181-191 [Journal]

  9. Automated Integration and Communication Synthesis of Reconfigurable MPSoC Platform. [Citation Graph (, )][DBLP]

Search in 0.002secs, Finished in 0.003secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002