The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Fearghal Morgan: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. John Maher, Brian McGinley, Patrick Rocke, Fearghal Morgan
    Intrinsic Hardware Evolution of Neural Networks in Reconfigurable Analogue and Digital Devices. [Citation Graph (0, 0)][DBLP]
    FCCM, 2006, pp:321-322 [Conf]
  2. Peter McCurry, Fearghal Morgan, Liam Kilmartin
    Xilinx FPGA implementation of an image classifier for object detection applications. [Citation Graph (0, 0)][DBLP]
    ICIP (3), 2001, pp:346-349 [Conf]
  3. Krzysztof Kosciuszkiewicz, Krzysztof Kepa, Fearghal Morgan
    Transparent Management of Reconfigurable Hardware in Embedded Operating Systems. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2006, pp:432-433 [Conf]
  4. Patrick Rocke, Brian McGinley, Fearghal Morgan, John Maher
    Reconfigurable Hardware Evolution Platform for a Spiking Neural Network Robotics Controller. [Citation Graph (0, 0)][DBLP]
    ARC, 2007, pp:373-378 [Conf]

  5. SeReCon: A Trusted Environment for SoPC Design. [Citation Graph (, )][DBLP]


  6. Reconfigurable platforms and the challenges for large-scale implementations of spiking neural networks. [Citation Graph (, )][DBLP]


  7. IP protection in Partially Reconfigurable FPGAs. [Citation Graph (, )][DBLP]


  8. Maintaining diversity through adaptive selection, crossover and mutation. [Citation Graph (, )][DBLP]


  9. Reconfigurable analogue hardware evolution of adaptive spiking neural network controllers. [Citation Graph (, )][DBLP]


  10. Investigating the Suitability of FPAAs for Evolved Hardware Spiking Neural Networks. [Citation Graph (, )][DBLP]


  11. SeReCon: A Secure Dynamic Partial Reconfiguration Controller. [Citation Graph (, )][DBLP]


  12. FPGA Analysis Tool: High-Level Flows for Low-Level Design Analysis in Reconfigurable Computing. [Citation Graph (, )][DBLP]


  13. Evolving plastic responses in artificial cell models. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002