The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Angel M. Buron: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Juan A. Michell, Gustavo A. Ruiz, Angel M. Buron
    Parallel-pipelined architecture for 2-D ICT VLSI implementation. [Citation Graph (0, 0)][DBLP]
    ICIP (3), 2003, pp:89-92 [Conf]
  2. Gustavo A. Ruiz, Juan A. Michell, Angel M. Buron
    High throughput 2D DCT/IDCT processor for video coding. [Citation Graph (0, 0)][DBLP]
    ICIP (3), 2005, pp:1036-1039 [Conf]
  3. F. Javier Díaz, Angel M. Buron, José M. Solana
    Haar wavelet based processor scheme for image coding with low circuit complexity. [Citation Graph (0, 0)][DBLP]
    Computers & Electrical Engineering, 2007, v:33, n:2, pp:109-126 [Journal]
  4. Gustavo A. Ruiz, Juan A. Michell, Angel M. Buron
    High Throughput Parallel-Pipeline 2-D DCT/IDCT Processor Chip. [Citation Graph (0, 0)][DBLP]
    VLSI Signal Processing, 2006, v:45, n:3, pp:161-175 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002