The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Wei-Chang Tsai: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Lan-Da Van, Hsin-Fu Luo, Chien-Ming Wu, Wen-Hsiang Hu, Chun-Ming Huang, Wei-Chang Tsai
    A high-performance area-aware DSP processor architecture for video codecs. [Citation Graph (0, 0)][DBLP]
    ICME, 2004, pp:1499-1502 [Conf]
  2. Wei-Chang Tsai, Chun-Ming Huang, Jiann-Jenn Wang, Chen-Yi Lee
    Infrastructure for Education and Research of SOC/IP in Taiwan. [Citation Graph (0, 0)][DBLP]
    MSE, 2003, pp:150-0 [Conf]
  3. Wei-Chang Tsai, C. B. Shung, Sheng-Jyh Wang
    Two systolic architectures for modular multiplication. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2000, v:8, n:1, pp:103-107 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002