Search the dblp DataBase
Donald F. Wann: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]
Publications of Author
- Sanjay Dhar, Mark A. Franklin, Donald F. Wann
Timing Control of VLSI Based NlogN and Crossbar Networks. [Citation Graph (0, 0)][DBLP]
ICPP, 1983, pp:59-64 [Conf] - Mark A. Franklin, Donald F. Wann
Asynchronous and clocked control structures for VLSI based interconnection networks. [Citation Graph (0, 0)][DBLP]
ISCA, 1982, pp:50-59 [Conf] - Donald F. Wann, Robert A. Ellis
Conjoined Computer Systems: An Architecture for Laboratory Data Processing and Instrument Control. [Citation Graph (0, 0)][DBLP]
ISCA, 1974, pp:170-175 [Conf] - George R. Couranz, Donald F. Wann
Theoretical and Experimental Behavior of Synchronizers Operating in the Metastable Region. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Computers, 1975, v:24, n:6, pp:604-616 [Journal] - Mark A. Franklin, Donald F. Wann, William J. Thomas
Pin Limitations and Partitioning of VLSI Interconnection Networks. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Computers, 1982, v:31, n:11, pp:1109-1116 [Journal] - Fred U. Rosenberger, Donald F. Wann
A Computer Aided Procedure for Performing Static Loading Validation of Digital Logic Systems. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Computers, 1984, v:33, n:4, pp:301-313 [Journal] - Donald F. Wann, Mark A. Franklin
Asynchronous and Clocked Control Structures for VSLI Based Interconnection Networks. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Computers, 1983, v:32, n:3, pp:284-293 [Journal]
Search in 0.001secs, Finished in 0.001secs
| NOTICE1 |
|---|
| System may not be available sometimes or not working properly, since it is still in development with continuous upgrades |
| NOTICE2 |
|---|
| The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP |
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002