The SCEAS System
Navigation Menu

Search the dblp DataBase


Thomas H. Dunigan: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Thomas H. Dunigan, Jeffrey S. Vetter, Patrick H. Worley
    Performance Evaluation of the SGI Altix 3700. [Citation Graph (0, 0)][DBLP]
    ICPP, 2005, pp:231-240 [Conf]
  2. Patrick H. Worley, Arthur S. Bland, Thomas H. Dunigan, Philip F. LoCascio, G. Mahinthakumar, Jack C. Wells
    Early Evaluation of the SRC-6. [Citation Graph (0, 0)][DBLP]
    PPSC, 1999, pp:- [Conf]
  3. Thomas H. Dunigan, Mark R. Fahey, James B. White III, Patrick H. Worley
    Early Evaluation of the Cray X1. [Citation Graph (0, 0)][DBLP]
    SC, 2003, pp:18- [Conf]
  4. Patrick H. Worley, Thomas H. Dunigan, Mark R. Fahey, James B. White III, Arthur S. Bland
    Early evaluation of the IBM p690. [Citation Graph (0, 0)][DBLP]
    SC, 2002, pp:1-21 [Conf]
  5. Jack Dongarra, Thomas H. Dunigan
    Message-Passing Performance of Various Computers. [Citation Graph (0, 0)][DBLP]
    Concurrency - Practice and Experience, 1997, v:9, n:10, pp:915-926 [Journal]
  6. Thomas H. Dunigan
    Performance of the Intel iPSC/860 and Ncube 6400 hypercubes. [Citation Graph (0, 0)][DBLP]
    Parallel Computing, 1991, v:17, n:10-11, pp:1285-1302 [Journal]
  7. Timothy J. Sheehan, William A. Shelton, Thomas J. Pratt, Philip M. Papadopoulos, Philip F. LoCascio, Thomas H. Dunigan
    The Locally Self-Consistent Multiple Scattering Code in a Geographically Distributed Linked MPP Environment. [Citation Graph (0, 0)][DBLP]
    Parallel Computing, 1998, v:24, n:12-13, pp:1827-1846 [Journal]

  8. Hypercube clock synchronization. [Citation Graph (, )][DBLP]

Search in 0.002secs, Finished in 0.002secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002