The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Zicheng Guo: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Zicheng Guo
    Sorting on Array Processors with Pipelined Buses. [Citation Graph (0, 0)][DBLP]
    ICPP (3), 1992, pp:289-292 [Conf]
  2. Zicheng Guo, Richard W. Hall
    Parallel Thinning with Two-Subiteration Algorithms. [Citation Graph (0, 0)][DBLP]
    Commun. ACM, 1989, v:32, n:3, pp:359-373 [Journal]
  3. Zicheng Guo
    Optically Interconnected Processor Arrays with Switching Capability. [Citation Graph (0, 0)][DBLP]
    J. Parallel Distrib. Comput., 1994, v:23, n:3, pp:314-329 [Journal]
  4. Zicheng Guo, Rami G. Melhem, Richard W. Hall, Donald M. Chiarulli, Steven P. Levitan
    Pipelined Communications in Optically Interconnected Arrays. [Citation Graph (0, 0)][DBLP]
    J. Parallel Distrib. Comput., 1991, v:12, n:3, pp:269-282 [Journal]
  5. Zicheng Guo, Rami G. Melhem
    Embedding Binary X-Trees and Pyramids in Processor Arrays with Spanning Buses. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Parallel Distrib. Syst., 1994, v:5, n:6, pp:664-672 [Journal]

Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002