Search the dblp DataBase
Kumar N. Ganapathy: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]
Publications of Author
- Kumar N. Ganapathy, Benjamin W. Wah
Synthesizing Otimal Lower Dimensional Processor Arrays. [Citation Graph (0, 0)][DBLP]
ICPP (3), 1992, pp:96-103 [Conf] - Kumar N. Ganapathy, Benjamin W. Wah
Optimizing General Design Objectives in Processor-Array Design. [Citation Graph (0, 0)][DBLP]
IPPS, 1994, pp:295-302 [Conf] - Kumar N. Ganapathy, Benjamin W. Wah
Designing a Coprocessor for Recurrent Computations. [Citation Graph (0, 0)][DBLP]
SPDP, 1993, pp:382- [Conf] - José A. B. Fortes, Benjamin W. Wah, Weijia Shang, Kumar N. Ganapathy
Algorithm-Specific Parallel Processing with Linear Processor Arrays. [Citation Graph (0, 0)][DBLP]
Advances in Computers, 1994, v:38, n:, pp:197-245 [Journal] - Kumar N. Ganapathy, Benjamin W. Wah
Optimal Synthesis of Processor Arrays with Pipelined Arithmetic Units. [Citation Graph (0, 0)][DBLP]
Parallel Processing Letters, 1994, v:4, n:, pp:339-350 [Journal] - Kumar N. Ganapathy, Benjamin W. Wah
Optimal Synthesis of Algorithm-Specific Lower-Dimensional Processor Arrays. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Parallel Distrib. Syst., 1996, v:7, n:3, pp:274-287 [Journal] - Kumar N. Ganapathy, Benjamin W. Wah, Chien-Wei Li
Designing a Scalable Processor Array for Recurrent Computations. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Parallel Distrib. Syst., 1997, v:8, n:8, pp:840-856 [Journal]
Search in 0.001secs, Finished in 0.002secs
| NOTICE1 |
|---|
| System may not be available sometimes or not working properly, since it is still in development with continuous upgrades |
| NOTICE2 |
|---|
| The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP |
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002