The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Zhaoyun Xing: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Zhaoyun Xing, Prithviraj Banerjee
    A Parallel Algorithm for Timing-driven Global Routing for Standard Cells. [Citation Graph (0, 0)][DBLP]
    ICPP, 1998, pp:54-61 [Conf]
  2. Zhaoyun Xing, John A. Chandy, Prithviraj Banerjee
    Parallel Global Routing Algorithms for Standard Cells. [Citation Graph (0, 0)][DBLP]
    IPPS, 1997, pp:527-0 [Conf]
  3. Zhaoyun Xing, Prithviraj Banerjee
    A parallel algorithm for zero skew clock tree routing. [Citation Graph (0, 0)][DBLP]
    ISPD, 1998, pp:118-123 [Conf]
  4. Zhaoyun Xing, Russell Kao
    A minimum cost path search algorithm through tile obstacles. [Citation Graph (0, 0)][DBLP]
    ISPD, 2001, pp:192-197 [Conf]
  5. Zhaoyun Xing, Weija Shang, Shihai Xiao
    A Piecewise Linear Programming Approach to Data Dependence Analysis. [Citation Graph (0, 0)][DBLP]
    PPSC, 1993, pp:829-835 [Conf]
  6. Zhaoyun Xing, Russell Kao
    Shortest path search using tiles and piecewise linear costpropagation. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2002, v:21, n:2, pp:145-158 [Journal]

Search in 0.018secs, Finished in 0.018secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002