|
Search the dblp DataBase
Bijan Alizadeh:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Bijan Alizadeh, Zainalabedin Navabi
Property Checking based on Hierarchical Integer Equations. [Citation Graph (0, 0)][DBLP] ACSD, 2004, pp:26-35 [Conf]
- Bijan Alizadeh
Word level functional coverage computation. [Citation Graph (0, 0)][DBLP] ASP-DAC, 2006, pp:7-12 [Conf]
- Arash Hooshmand, Saeed Shamshiri, Mohammad Alisafaee, Bijan Alizadeh, Pejman Lotfi-Kamran, Mostafa Naderi, Zainalabedin Navabi
Binary Taylor diagrams: an efficient implementation of Taylor expansion diagrams. [Citation Graph (0, 0)][DBLP] ISCAS (1), 2005, pp:424-427 [Conf]
- Bijan Alizadeh, Mohammad Reza Kakoee
Using Integer Equations for High Level Formal Verification Property Checking. [Citation Graph (0, 0)][DBLP] ISQED, 2003, pp:69-74 [Conf]
- Bijan Alizadeh, Zainalabedin Navabi
Using Integer Equations to Check PSL Properties in RT Level Design. [Citation Graph (0, 0)][DBLP] IWSOC, 2004, pp:83-86 [Conf]
- Bijan Alizadeh, Masahiro Fujita
Automatic Merge-Point Detection for Sequential Equivalence Checking of System-Level and RTL Descriptions. [Citation Graph (0, 0)][DBLP] ATVA, 2007, pp:129-144 [Conf]
Polynomial datapath optimization using partitioning and compensation heuristics. [Citation Graph (, )][DBLP]
Aggressive overclocking support using a novel timing error recovery technique on FPGAs (abstract only). [Citation Graph (, )][DBLP]
Improved heuristics for finite word-length polynomial datapath optimization. [Citation Graph (, )][DBLP]
Arithmetic Circuits Verification without Looking for Internal Equivalences. [Citation Graph (, )][DBLP]
Pipelined Microprocessors Optimization and Debugging. [Citation Graph (, )][DBLP]
Search in 0.001secs, Finished in 0.002secs
|