The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Radu Negulescu: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Radu Negulescu
    Event-Driven Verification of Switch-Level Correctness Concerns. [Citation Graph (0, 0)][DBLP]
    ACSD, 1998, pp:213-0 [Conf]
  2. Radu Negulescu, Xiaohua Kong
    Semi-Hiding Operators and the Analysis of Active-Edge Specifications for Digital Circuits. [Citation Graph (0, 0)][DBLP]
    ACSD, 2001, pp:189-0 [Conf]
  3. Xiaohua Kong, Radu Negulescu
    Formal verification of pulse-mode asynchronous circuits. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2001, pp:347-352 [Conf]
  4. Xiaohua Kong, Radu Negulescu
    Bolstering Faith in GasP Circuits through Formal Verification. [Citation Graph (0, 0)][DBLP]
    ASYNC, 2004, pp:113-124 [Conf]
  5. Robert Berks, Radu Negulescu
    Partial-Order Correctness-Preserving Properties of Delay-Insensitive Circuits. [Citation Graph (0, 0)][DBLP]
    ASYNC, 2001, pp:74-0 [Conf]
  6. Radu Negulescu
    General Testers for Asynchronous Circuits. [Citation Graph (0, 0)][DBLP]
    ASYNC, 2004, pp:28-38 [Conf]
  7. Radu Negulescu, Janusz A. Brzozowski
    Relative liveness: from intuition to automated verification. [Citation Graph (0, 0)][DBLP]
    ASYNC, 1995, pp:108-117 [Conf]
  8. Radu Negulescu, Ad M. G. Peeters
    Verification of Speed-Dependences in Single-Rail Handshake Circuits. [Citation Graph (0, 0)][DBLP]
    ASYNC, 1998, pp:159-0 [Conf]
  9. Nisrine Saadallah, Xiaohua Kong, Radu Negulescu
    High-Speed Reduced Stack Dual Lock Circuits. [Citation Graph (0, 0)][DBLP]
    ASYNC, 2004, pp:219-228 [Conf]
  10. Janusz A. Brzozowski, Radu Negulescu
    Duality for Three: Ternary Symmetry in Process Spaces. [Citation Graph (0, 0)][DBLP]
    Theory Is Forever, 2004, pp:1-14 [Conf]
  11. Xiaohua Kong, Radu Negulescu, Larry Weidong Ying
    Refinement-Based Formal Verification of Asynchronous Wrappers for Independently Clocked Domains in Systems on Chip. [Citation Graph (0, 0)][DBLP]
    CHARME, 2001, pp:370-385 [Conf]
  12. Radu Negulescu
    Process Spaces. [Citation Graph (0, 0)][DBLP]
    CONCUR, 2000, pp:199-213 [Conf]
  13. Xiaohua Kong, Radu Negulescu
    Formal Verification of Peephole Optimizations in Asynchronous Circuits. [Citation Graph (0, 0)][DBLP]
    FORTE, 2001, pp:219-234 [Conf]
  14. Janusz A. Brzozowski, Radu Negulescu
    Automata of Asynchronous Behaviors. [Citation Graph (0, 0)][DBLP]
    Workshop on Implementing Automata, 1997, pp:29-45 [Conf]
  15. Radu Negulescu, Janusz A. Brzozowski
    Relative Liveness: From Intuition to Automated Verification. [Citation Graph (0, 0)][DBLP]
    Formal Methods in System Design, 1998, v:12, n:1, pp:73-115 [Journal]
  16. Xiaohua Kong, Radu Negulescu, Larry Weidong Ying
    Refinement-based formal verification with heterogeneous timing. [Citation Graph (0, 0)][DBLP]
    STTT, 2003, v:4, n:3, pp:359-370 [Journal]
  17. Xiaohua Kong, Radu Negulescu
    Semihiding operators and active-edge specification. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2006, v:25, n:9, pp:1831-1846 [Journal]
  18. Janusz A. Brzozowski, Radu Negulescu
    Automata of Asynchronous Behaviors. [Citation Graph (0, 0)][DBLP]
    Theor. Comput. Sci., 2000, v:231, n:1, pp:113-128 [Journal]

Search in 0.003secs, Finished in 0.004secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002