The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Xiaohua Kong: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Radu Negulescu, Xiaohua Kong
    Semi-Hiding Operators and the Analysis of Active-Edge Specifications for Digital Circuits. [Citation Graph (0, 0)][DBLP]
    ACSD, 2001, pp:189-0 [Conf]
  2. Xiaohua Kong, Radu Negulescu
    Formal verification of pulse-mode asynchronous circuits. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2001, pp:347-352 [Conf]
  3. Xiaohua Kong, Radu Negulescu
    Bolstering Faith in GasP Circuits through Formal Verification. [Citation Graph (0, 0)][DBLP]
    ASYNC, 2004, pp:113-124 [Conf]
  4. Nisrine Saadallah, Xiaohua Kong, Radu Negulescu
    High-Speed Reduced Stack Dual Lock Circuits. [Citation Graph (0, 0)][DBLP]
    ASYNC, 2004, pp:219-228 [Conf]
  5. Xiaohua Kong, Radu Negulescu, Larry Weidong Ying
    Refinement-Based Formal Verification of Asynchronous Wrappers for Independently Clocked Domains in Systems on Chip. [Citation Graph (0, 0)][DBLP]
    CHARME, 2001, pp:370-385 [Conf]
  6. Xiaohua Kong, Radu Negulescu
    Formal Verification of Peephole Optimizations in Asynchronous Circuits. [Citation Graph (0, 0)][DBLP]
    FORTE, 2001, pp:219-234 [Conf]
  7. Xiaohua Kong, Radu Negulescu, Larry Weidong Ying
    Refinement-based formal verification with heterogeneous timing. [Citation Graph (0, 0)][DBLP]
    STTT, 2003, v:4, n:3, pp:359-370 [Journal]
  8. Xiaohua Kong, Radu Negulescu
    Semihiding operators and active-edge specification. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2006, v:25, n:9, pp:1831-1846 [Journal]

  9. Parallel flow to analyze the impact of the voltage regulator model in nanoscale power distribution network. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002