The SCEAS System
Navigation Menu

Search the dblp DataBase


Kees Goossens: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Kees Goossens
    Formal Methods for Networks on Chips. [Citation Graph (0, 0)][DBLP]
    ACSD, 2005, pp:188-189 [Conf]
  2. Srinivasan Murali, Martijn Coenen, Andrei Radulescu, Kees Goossens, Giovanni De Micheli
    Mapping and configuration methods for multi-use-case networks on chips. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2006, pp:146-151 [Conf]
  3. Biniam Gebremichael, Frits W. Vaandrager, Miaomiao Zhang, Kees Goossens, Edwin Rijpkema, Andrei Radulescu
    Deadlock Prevention in the Æthereal Protocol. [Citation Graph (0, 0)][DBLP]
    CHARME, 2005, pp:345-348 [Conf]
  4. Andreas Hansson, Kees Goossens, Andrei Radulescu
    A unified approach to constrained mapping and routing on network-on-chip architectures. [Citation Graph (0, 0)][DBLP]
    CODES+ISSS, 2005, pp:75-80 [Conf]
  5. Martijn Coenen, Srinivasan Murali, Andrei Radulescu, Kees Goossens, Giovanni De Micheli
    A buffer-sizing algorithm for networks on chip using TDMA and credit-based end-to-end flow control. [Citation Graph (0, 0)][DBLP]
    CODES+ISSS, 2006, pp:130-135 [Conf]
  6. Kees Goossens, John Dielissen, Om Prakash Gangwal, Santiago González Pestana, Andrei Radulescu, Edwin Rijpkema
    A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification. [Citation Graph (0, 0)][DBLP]
    DATE, 2005, pp:1182-1187 [Conf]
  7. Srinivasan Murali, Martijn Coenen, Andrei Radulescu, Kees Goossens, Giovanni De Micheli
    A methodology for mapping multiple use-cases onto networks on chips. [Citation Graph (0, 0)][DBLP]
    DATE, 2006, pp:118-123 [Conf]
  8. Frits Steenhof, Harry Duque, Björn Nilsson, Kees Goossens, Rafael Peset Llopis
    Networks on chips for high-end consumer-electronics TV system architectures. [Citation Graph (0, 0)][DBLP]
    DATE Designers' Forum, 2006, pp:148-153 [Conf]
  9. Calin Ciordas, Andreas Hansson, Kees Goossens, Twan Basten
    A Monitoring-Aware Network-on-Chip Design Flow. [Citation Graph (0, 0)][DBLP]
    DSD, 2006, pp:97-106 [Conf]
  10. Kees Goossens, John Dielissen, Andrei Radulescu
    Æthereal Network on Chip: Concepts, Architectures, and Implementations. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 2005, v:22, n:5, pp:414-421 [Journal]
  11. Calin Ciordas, Twan Basten, Andrei Radulescu, Kees Goossens, Jef L. van Meerbergen
    An event-based monitoring service for networks on chip. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 2005, v:10, n:4, pp:702-723 [Journal]
  12. Andreas Hansson, Martijn Coenen, Kees Goossens
    Undisrupted quality-of-service during reconfiguration of multiple applications in networks on chip. [Citation Graph (0, 0)][DBLP]
    DATE, 2007, pp:954-959 [Conf]
  13. J. W. van den Brand, Calin Ciordas, Kees Goossens, Twan Basten
    Congestion-controlled best-effort communication for networks-on-chip. [Citation Graph (0, 0)][DBLP]
    DATE, 2007, pp:948-953 [Conf]
  14. Calin Ciordas, Kees Goossens, Andrei Radulescu, Twan Basten
    NoC monitoring: impact on the design flow. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]
  15. Chris Bartels, Jos Huisken, Kees Goossens, Patrick Groeneveld, Jef L. van Meerbergen
    Comparison of An Æthereal Network on Chip and A Traditional Interconnect for A Multi-Processor DVB-T System on Chip. [Citation Graph (0, 0)][DBLP]
    VLSI-SoC, 2006, pp:80-85 [Conf]
  16. Alexandre M. Amory, Kees Goossens, Erik Jan Marinissen, Marcelo Lubaszewski, Fernando Moraes
    Wrapper Design for the Reuse of Networks-on-Chip as Test Access Mechanism. [Citation Graph (0, 0)][DBLP]
    European Test Symposium, 2006, pp:213-218 [Conf]
  17. Bart Vermeulen, Kees Goossens, Remco van Steeden, Martijn T. Bennebroek
    Communication-Centric SoC Debug Using Transactions. [Citation Graph (0, 0)][DBLP]
    European Test Symposium, 2007, pp:69-76 [Conf]
  18. Kees Goossens, Bart Vermeulen, Remco van Steeden, Martijn T. Bennebroek
    Transaction-Based Communication-Centric Debug. [Citation Graph (0, 0)][DBLP]
    NOCS, 2007, pp:95-106 [Conf]
  19. Andreas Hansson, Kees Goossens
    Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases. [Citation Graph (0, 0)][DBLP]
    NOCS, 2007, pp:233-242 [Conf]

  20. Buffered Crossbar Fabrics Based on Networks on Chip. [Citation Graph (, )][DBLP]

  21. Predator: a predictable SDRAM memory controller. [Citation Graph (, )][DBLP]

  22. Channel trees: reducing latency by sharing time slots in time-multiplexed networks on chip. [Citation Graph (, )][DBLP]

  23. You can catch more bugs with transaction level honey. [Citation Graph (, )][DBLP]

  24. An on-chip interconnect and protocol stack for multiple communication paradigms and programming models. [Citation Graph (, )][DBLP]

  25. The aethereal network on chip after ten years: goals, evolution, lessons, and future. [Citation Graph (, )][DBLP]

  26. Aelite: A flit-synchronous Network on Chip with composable and predictable services. [Citation Graph (, )][DBLP]

  27. A high-level debug environment for communication-centric debug. [Citation Graph (, )][DBLP]

  28. Conservative Dynamic Energy Management for Real-Time Dataflow Applications Mapped on Multiple Processors. [Citation Graph (, )][DBLP]

  29. Composable Resource Sharing Based on Latency-Rate Servers. [Citation Graph (, )][DBLP]

  30. Internet-Router Buffered Crossbars Based on Networks on Chip. [Citation Graph (, )][DBLP]

  31. Efficient Service Allocation in Hardware Using Credit-Controlled Static-Priority Arbitration. [Citation Graph (, )][DBLP]

  32. A distributed architecture to check global properties for post-silicon debug. [Citation Graph (, )][DBLP]

  33. Debugging Distributed-Shared-Memory Communication at Multiple Granularities in Networks on Chip. [Citation Graph (, )][DBLP]

  34. Hardwired Networks on Chip in FPGAs to Unify Functional and Con?guration Interconnects. [Citation Graph (, )][DBLP]

  35. Applying Dataflow Analysis to Dimension Buffers for Guaranteed Performance in Networks on Chip. [Citation Graph (, )][DBLP]

  36. Efficient Multicast Support in Buffered Crossbars using Networks on Chip. [Citation Graph (, )][DBLP]

Search in 0.002secs, Finished in 0.003secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002