|
Search the dblp DataBase
Hemangee K. Kapoor:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Hemangee K. Kapoor, Mark B. Josephs
Controllable Delay-Insensitive Processes and their Reflection, Interaction and Factorisation. [Citation Graph (0, 0)][DBLP] ACSD, 2005, pp:58-67 [Conf]
- Hemangee K. Kapoor, Mark B. Josephs, Dennis P. Furey
Verification and Implementation of Delay-Insensitive Processes in Restrictive Environments. [Citation Graph (0, 0)][DBLP] ACSD, 2004, pp:89-98 [Conf]
- Hemangee K. Kapoor, Mark B. Josephs
Decomposing specifications with concurrent outputs to resolve state coding conflicts in asynchronous logic synthesis. [Citation Graph (0, 0)][DBLP] DAC, 2004, pp:830-833 [Conf]
- Hemangee K. Kapoor
Formal Modelling and Verification of an Asynchronous DLX Pipeline. [Citation Graph (0, 0)][DBLP] SEFM, 2006, pp:118-127 [Conf]
- Hemangee K. Kapoor, Mark B. Josephs, Dennis P. Furey
Verification and Implementation of Delay-Insensitive Processes in Restrictive Environments. [Citation Graph (0, 0)][DBLP] Fundam. Inform., 2006, v:70, n:1-2, pp:21-48 [Journal]
- Hemangee K. Kapoor, Mark B. Josephs
Modelling and verification of delay-insensitive circuits using CCS and the Concurrency Workbench. [Citation Graph (0, 0)][DBLP] Inf. Process. Lett., 2004, v:89, n:6, pp:293-296 [Journal]
- Hemangee K. Kapoor
Modelling Latency-Insensitive Systems in CSP. [Citation Graph (0, 0)][DBLP] ACSD, 2007, pp:231-232 [Conf]
- Mark B. Josephs, Hemangee K. Kapoor
Controllable Delay-Insensitive Processes. [Citation Graph (0, 0)][DBLP] Fundam. Inform., 2007, v:78, n:1, pp:101-130 [Journal]
Exploring Use of NoC for Reconfigurable Video Coding. [Citation Graph (, )][DBLP]
Search in 0.001secs, Finished in 0.002secs
|