|
Search the dblp DataBase
Sunan Tugsinavisut:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Sunan Tugsinavisut, Roger Su, Peter A. Beerel
High-level Synthesis for Highly Concurrent Hardware Systems. [Citation Graph (0, 0)][DBLP] ACSD, 2006, pp:79-90 [Conf]
- Sunan Tugsinavisut, Peter A. Beerel
Control Circuit Templates for Asynchronous Bundled-Data Pipelines. [Citation Graph (0, 0)][DBLP] DATE, 2002, pp:1098- [Conf]
- Sunan Tugsinavisut, Suwicha Jirayucharoensak, Peter A. Beerel
An asynchronous pipeline comparisons with application to DCT matrix-vector multiplication. [Citation Graph (0, 0)][DBLP] ISCAS (5), 2003, pp:361-364 [Conf]
- Sangyun Kim, Sunan Tugsinavisut, Peter A. Beerel
Reducing probabilistic timed petri nets for asynchronous architectural analysis. [Citation Graph (0, 0)][DBLP] Timing Issues in the Specification and Synthesis of Digital Systems, 2002, pp:140-147 [Conf]
- Sunan Tugsinavisut, Youpyo Hong, Daewook Kim, Kyeounsoo Kim, Peter A. Beerel
Efficient asynchronous bundled-data pipelines for DCT matrix-vector multiplication. [Citation Graph (0, 0)][DBLP] IEEE Trans. VLSI Syst., 2005, v:13, n:4, pp:448-461 [Journal]
Search in 0.001secs, Finished in 0.001secs
|