|
Search the dblp DataBase
Roy Ju:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Liu Yang, Sun Chan, Guang R. Gao, Roy Ju, Guei-Yuan Lueh, Zhaoqing Zhang
Inter-procedural stacked register allocation for itanium® like architecture. [Citation Graph (0, 0)][DBLP] ICS, 2003, pp:215-225 [Conf]
- Youfeng Wu, Li-Ling Chen, Roy Ju, Jesse Fang
Performance potentials of compiler-directed data speculation. [Citation Graph (0, 0)][DBLP] ISPASS, 2003, pp:22-31 [Conf]
- Chengyong Wu, Ruiqi Lian, Junchao Zhang, Roy Ju, Sun Chan, Lixia Liu, Xiaobing Feng 0002, Zhaoqing Zhang
An Overview of the Open Research Compiler. [Citation Graph (0, 0)][DBLP] LCPC, 2004, pp:17-31 [Conf]
- Tao Liu, Xiao-Feng Li, Lixia Liu, Chengyong Wu, Roy Ju
Optimizing Packet Accesses for a Domain Specific Language on Network Processors. [Citation Graph (0, 0)][DBLP] LCPC, 2005, pp:47-61 [Conf]
- Gilberto Contreras, Margaret Martonosi, Jinzhan Peng, Roy Ju, Guei-Yuan Lueh
XTREM: a power simulator for the Intel XScale® core. [Citation Graph (0, 0)][DBLP] LCTES, 2004, pp:115-125 [Conf]
- Chen Yang, Yongjian Chen, Xiong Fu, Chu-Cheow Lim, Roy Ju
POV-Ray Parallelization and Optimization: An Experience Report. [Citation Graph (0, 0)][DBLP] PDPTA, 2005, pp:997-1003 [Conf]
- Michael K. Chen, Xiao-Feng Li, Ruiqi Lian, Jason H. Lin, Lixia Liu, Tao Liu, Roy Ju
Shangri-La: achieving high performance from compiled network applications while enabling ease of programming. [Citation Graph (0, 0)][DBLP] PLDI, 2005, pp:224-236 [Conf]
- Gilberto Contreras, Margaret Martonosi, Jinzhang Peng, Guei-Yuan Lueh, Roy Ju
The XTREM power and performance simulator for the Intel XScale core: Design and experiences. [Citation Graph (0, 0)][DBLP] ACM Trans. Embedded Comput. Syst., 2007, v:6, n:1, pp:- [Journal]
Search in 0.001secs, Finished in 0.002secs
|