The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Mohammed Sayed: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Mazen Abdel-Salam, Yassin M. Y. Hasan, Mohammed Sayed, Salah Abdel-Sattar
    Partial Discharge Classification Through Wavelet Packets of Their Modulated Ultrasonic Emission. [Citation Graph (0, 0)][DBLP]
    IDEAL, 2004, pp:540-545 [Conf]
  2. Mohammed Sayed, Wael M. Badawy
    A half-pel motion estimation architecture for MPEG-4 applications. [Citation Graph (0, 0)][DBLP]
    ISCAS (2), 2003, pp:792-795 [Conf]
  3. Mohammed Sayed, Wael M. Badawy
    A novel embedded memory architecture for real-time mesh-based motion estimation. [Citation Graph (0, 0)][DBLP]
    ISCAS (2), 2004, pp:237-240 [Conf]
  4. Mohammed Sayed, Wael M. Badawy
    Performance analysis of single-bit full adder cells using 0.18, 0.25, and 0.35 µm CMOS technologies. [Citation Graph (0, 0)][DBLP]
    ISCAS (3), 2002, pp:559-562 [Conf]
  5. Ihab Amer, Choudhury A. Rahman, Tamer Mohamed, Mohammed Sayed, Wael M. Badawy
    A Hardware-Accelerated Framework with IP-Blocks for Application in MPEG-4. [Citation Graph (0, 0)][DBLP]
    IWSOC, 2005, pp:211-214 [Conf]
  6. Mohammed Sayed, Wael M. Badawy
    A New Class of Computational RAM Architectures for Real-Time MPEG-4 Applications. [Citation Graph (0, 0)][DBLP]
    IWSOC, 2003, pp:328-332 [Conf]
  7. Mohammed Sayed, Wael M. Badawy
    A Computational-ram (c-ram) Architecture for Real-time Mesh-based Video Motion Tracking Part 1: Motion Estimation. [Citation Graph (0, 0)][DBLP]
    Journal of Circuits, Systems, and Computers, 2004, v:13, n:6, pp:1203-1216 [Journal]
  8. Mohammed Sayed, Wael M. Badawy
    A Computational-ram (c-ram) Architecture for Real-time Mesh-based Video Motion Tracking Part 2: Motion Compensation. [Citation Graph (0, 0)][DBLP]
    Journal of Circuits, Systems, and Computers, 2004, v:13, n:6, pp:1217-1232 [Journal]
  9. Mohammed Sayed, Wael M. Badawy
    An affine-based algorithm and SIMD architecture for video compression with low bit-rate applications. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Circuits Syst. Video Techn., 2006, v:16, n:4, pp:457-471 [Journal]
  10. Mohammed Sayed, Ihab Amer, Wael M. Badawy
    Towards an H.264/AVC full encoder on chip: an efficient real-time VBSME ASIC chip. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]
  11. Mohammed Sayed, Wael M. Badawy
    A Computational Memory Architecture for MPEG-4 Applications with Mobile Devices. [Citation Graph (0, 0)][DBLP]
    VLSI Signal Processing, 2006, v:42, n:1, pp:35-42 [Journal]

  12. Low-complexity algorithm for fractional-pixel motion estimation. [Citation Graph (, )][DBLP]


Search in 0.005secs, Finished in 0.006secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002