The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Marco Di Natale: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Silvia Mazzini, Massimo D'Alessandro, Marco Di Natale, Andrea Domenici, Giuseppe Lipari, Tullio Vardanega
    HRT-UML: Taking HRT-HOOD onto UML. [Citation Graph (0, 0)][DBLP]
    Ada-Europe, 2003, pp:405-416 [Conf]
  2. Marco Di Natale, Alberto L. Sangiovanni-Vincentelli, Felice Balarin
    Task scheduling with RT constraints. [Citation Graph (0, 0)][DBLP]
    DAC, 2000, pp:483-488 [Conf]
  3. Jean-Yves Brunel, Marco Di Natale, Alberto Ferrari, Paolo Giusto, Luciano Lavagno
    SoftContract: an Assertion-Based Software Development Process that Enables Design-by-Contract. [Citation Graph (0, 0)][DBLP]
    DATE, 2004, pp:358-363 [Conf]
  4. Tommaso Cucinotta, Marco Di Natale, David Corcoran
    A Protocol for Programmable Smart Cards. [Citation Graph (0, 0)][DBLP]
    DEXA Workshops, 2003, pp:369-374 [Conf]
  5. Silvia Mazzini, Massimo D'Alessandro, Marco Di Natale, Giuseppe Lipari, Tullio Vardanega
    Issues in Mapping HRT-HOOD to UML. [Citation Graph (0, 0)][DBLP]
    ECRTS, 2003, pp:221-228 [Conf]
  6. Marco Di Natale, Tommaso Cucinotta, Shiva Kolachalam
    A Modular Open-Source Architecture for ICT Services in the Public Administration. [Citation Graph (0, 0)][DBLP]
    EGOV, 2003, pp:167-172 [Conf]
  7. Tullio Vardanega, Marco Di Natale, Silvia Mazzini, Massimo D'Alessandro
    Component-Based Real-Time Design: Mapping HRT-HOOD to UML. [Citation Graph (0, 0)][DBLP]
    EUROMICRO, 2004, pp:6-13 [Conf]
  8. Giorgio C. Buttazzo, Marco Di Natale
    HARTIK: A Hard Real-Time Kernel for Programming Robot Tasks with Explicit Time Constraints and Guaranteed Execution. [Citation Graph (0, 0)][DBLP]
    ICRA (2), 1993, pp:404-409 [Conf]
  9. Marco Di Natale, Andrea Domenici
    The DASE Tool: An Environment for the Development of Real-Time Applications. [Citation Graph (0, 0)][DBLP]
    DIPES, 1998, pp:169-180 [Conf]
  10. Luigi Palopoli, Giuseppe Lipari, Luca Abeni, Marco Di Natale, Paolo Ancilotti, Fabio Conticelli
    A Tool for Simulation and Fast Prototyping of Embedded Control Systems. [Citation Graph (0, 0)][DBLP]
    LCTES/OM, 2001, pp:73-81 [Conf]
  11. Paolo Ancilotti, Giorgio C. Buttazzo, Marco Di Natale, Marco Bizzarri
    A Flexible Tool Kit for Development of Real-Time Applications. [Citation Graph (0, 0)][DBLP]
    IEEE Real Time Technology and Applications Symposium, 1996, pp:260-0 [Conf]
  12. Paolo Gai, Marco Di Natale, Giuseppe Lipari, Alberto Ferrari, Claudio Gabellini, Paolo Marceca
    A comparison of MPCP and MSRP when sharing resources in the Janus multiple-processor on a chip platform. [Citation Graph (0, 0)][DBLP]
    IEEE Real Time Technology and Applications Symposium, 2003, pp:189-0 [Conf]
  13. Cesare Bartolini, Giuseppe Lipari, Marco Di Natale
    From Functional Blocks to the Synthesis of the Architectural Model in Embedded Real-time Applications. [Citation Graph (0, 0)][DBLP]
    IEEE Real-Time and Embedded Technology and Applications Symposium, 2005, pp:458-467 [Conf]
  14. Marco Di Natale
    Optimizing the Multitask Implementation of Multirate Simulink Models. [Citation Graph (0, 0)][DBLP]
    IEEE Real Time Technology and Applications Symposium, 2006, pp:335-346 [Conf]
  15. Marco Di Natale, Alberto L. Sangiovanni-Vincentelli, Felice Balarin
    Scheduling Reactive Task Graphs in Embedded Control Systems. [Citation Graph (0, 0)][DBLP]
    IEEE Real Time Technology and Applications Symposium, 2001, pp:191-0 [Conf]
  16. Enrico Bini, Marco Di Natale
    Optimal Task Rate Selection in Fixed Priority Systems. [Citation Graph (0, 0)][DBLP]
    RTSS, 2005, pp:399-409 [Conf]
  17. Paolo Gai, Giuseppe Lipari, Marco Di Natale
    Minimizing Memory Utilization of Real-Time Task Sets in Single and Multi-Processor Systems-on-a-Chip. [Citation Graph (0, 0)][DBLP]
    IEEE Real-Time Systems Symposium, 2001, pp:73-83 [Conf]
  18. Gabriele Luculli, Marco Di Natale
    A cache-aware scheduling algorithm for embedded systems. [Citation Graph (0, 0)][DBLP]
    IEEE Real-Time Systems Symposium, 1997, pp:199-209 [Conf]
  19. Marco Di Natale, John A. Stankovic
    Dynamic End-to-End Guarantees in Distributed Real Time Systems. [Citation Graph (0, 0)][DBLP]
    IEEE Real-Time Systems Symposium, 1994, pp:215-227 [Conf]
  20. Marco Di Natale, John A. Stankovic
    Applicability of Simulated Annealing Methods to Real-Time Scheduling and Jitter Control. [Citation Graph (0, 0)][DBLP]
    IEEE Real-Time Systems Symposium, 1995, pp:190-199 [Conf]
  21. Tommaso Cucinotta, Riccardo Brigo, Marco Di Natale
    Hybrid Fingerprint Matching on Programmable Smart Cards. [Citation Graph (0, 0)][DBLP]
    TrustBus, 2004, pp:232-241 [Conf]
  22. Tommaso Cucinotta, Marco Di Natale, David Corcoran
    Breaking Down Architectural Gaps in Smart-Card Middleware Design. [Citation Graph (0, 0)][DBLP]
    TrustBus, 2004, pp:279-288 [Conf]
  23. Luciano Lavagno, Marco Di Natale, Alberto Ferrari, Paolo Giusto
    SoftContract: Model-Based Design of Error-Checking Code and Property Monitors. [Citation Graph (0, 0)][DBLP]
    UML Satellite Activities, 2004, pp:150-162 [Conf]
  24. John A. Stankovic, Marco Spuri, Marco Di Natale, Giorgio C. Buttazzo
    Implications of Classical Scheduling Results for Real-Time Systems. [Citation Graph (0, 0)][DBLP]
    IEEE Computer, 1995, v:28, n:6, pp:16-25 [Journal]
  25. Tommaso Cucinotta, Marco Di Natale, David Corcoran
    An open middleware for smart cards. [Citation Graph (0, 0)][DBLP]
    Comput. Syst. Sci. Eng., 2005, v:20, n:6, pp:- [Journal]
  26. Paolo Ancilotti, Giorgio C. Buttazzo, Marco Di Natale, Marco Spuri
    Design and Programming Tools for Time Critical Applications. [Citation Graph (0, 0)][DBLP]
    Real-Time Systems, 1998, v:14, n:3, pp:251-267 [Journal]
  27. Marco Di Natale, Antonio Meschi
    Scheduling Messages with Earliest Deadline Techniques. [Citation Graph (0, 0)][DBLP]
    Real-Time Systems, 2001, v:20, n:3, pp:255-285 [Journal]
  28. Marco Di Natale, John A. Stankovic
    Scheduling Distributed Real-Time Tasks with Minimum Jitter. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2000, v:49, n:4, pp:303-316 [Journal]
  29. Abhijit Davare, Qi Zhu, Marco Di Natale, Claudio Pinello, Sri Kanajan, Alberto L. Sangiovanni-Vincentelli
    Period Optimization for Hard Real-time Distributed Automotive Systems. [Citation Graph (0, 0)][DBLP]
    DAC, 2007, pp:278-283 [Conf]
  30. Marco Di Natale
    Virtual Platforms and Timing Analysis: Status, Challenges and Future Directions. [Citation Graph (0, 0)][DBLP]
    DAC, 2007, pp:551-555 [Conf]
  31. Wei Zheng, Marco Di Natale, Claudio Pinello, Paolo Giusto, Alberto L. Sangiovanni-Vincentelli
    Synthesis of task and message activation models in real-time distributed automotive systems. [Citation Graph (0, 0)][DBLP]
    DATE, 2007, pp:93-98 [Conf]
  32. Patrick Popp, Marco Di Natale, Paolo Giusto, Sri Kanajan, Claudio Pinello
    Interactive presentation: Towards a methodology for the quantitative evaluation of automotive architectures. [Citation Graph (0, 0)][DBLP]
    DATE, 2007, pp:504-509 [Conf]

  33. Timing Analysis and Optimization of FlexRay Dynamic Segment. [Citation Graph (, )][DBLP]


  34. Design and Development of Component-Based Embedded Systems for Automotive Applications. [Citation Graph (, )][DBLP]


  35. Scheduling the FlexRay bus using optimization techniques. [Citation Graph (, )][DBLP]


  36. Physical Architectures of Automotive Systems. [Citation Graph (, )][DBLP]


  37. Methods, Tools and Standards for the Analysis, Evaluation and Design of Modern Automotive Architectures. [Citation Graph (, )][DBLP]


  38. Software Components for Reliable Automotive Systems. [Citation Graph (, )][DBLP]


  39. Panel Session - The Future Car: Technology, Methods and Tools. [Citation Graph (, )][DBLP]


  40. Time and memory tradeoffs in the implementation of AUTOSAR components. [Citation Graph (, )][DBLP]


  41. Optimizations of an application-level protocol for enhanced dependability in FlexRay. [Citation Graph (, )][DBLP]


  42. Computing robustness of FlexRay schedules to uncertainties in design parameters. [Citation Graph (, )][DBLP]


  43. Sensitivity Analysis for Fixed-Priority Real-Time Systems. [Citation Graph (, )][DBLP]


  44. Guaranteeing end-to-end deadlines in distributed client-server applications. [Citation Graph (, )][DBLP]


  45. Improving Real-Time Feasibility Analysis for Use in Linear Optimization Methods. [Citation Graph (, )][DBLP]


  46. Loosely time-triggered architectures based on communication-by-sampling. [Citation Graph (, )][DBLP]


  47. Optimizing the FPGA Implementation of HRT Systems. [Citation Graph (, )][DBLP]


  48. Optimizing the Implementation of Communication in Synchronous Reactive Models. [Citation Graph (, )][DBLP]


  49. Optimizing End-to-End Latencies by Adaptation of the Activation Events in Distributed Automotive Systems. [Citation Graph (, )][DBLP]


  50. Optimizing Extensibility in Hard Real-Time Distributed Systems. [Citation Graph (, )][DBLP]


  51. Definition of Task Allocation and Priority Assignment in Hard Real-Time Distributed Systems. [Citation Graph (, )][DBLP]


  52. Real-Time control system analysis: an integrated approach. [Citation Graph (, )][DBLP]


  53. Scheduling The Can Bus With Earliest Deadline Techniques. [Citation Graph (, )][DBLP]


  54. Statistical analysis of Controller Area Network message response times. [Citation Graph (, )][DBLP]


  55. Embedded System Design for Automotive Applications. [Citation Graph (, )][DBLP]


Search in 0.007secs, Finished in 0.011secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002