Search the dblp DataBase

Publications of Author

1. Shobha Vasudevan, Jacob A. Abraham
   Static program transformations for efficient software model checking. [Citation Graph (0, 0)][DBLP]
   IFIP Congress Topical Sessions, 2004, pp:257-282 [Conf]
   
2. Shobha Vasudevan, Vinod Viswanath, Jacob A. Abraham
   Efficient Microprocessor Verification using Antecedent Conditioned Slicing. [Citation Graph (0, 0)][DBLP]
   VLSI Design, 2007, pp:43-49 [Conf]
   
3. Shobha Vasudevan, E. Allen Emerson, Jacob A. Abraham
   Efficient Model Checking of Hardware Using Conditioned Slicing. [Citation Graph (0, 0)][DBLP]
   Electr. Notes Theor. Comput. Sci., 2005, v:128, n:6, pp:279-294 [Journal]
   
4. Shobha Vasudevan, Jacob A. Abraham, Vinod Viswanath, Jiajin Tu
   Automatic decomposition for sequential equivalence checking of system level and RTL descriptions. [Citation Graph (0, 0)][DBLP]
   MEMOCODE, 2006, pp:71-80 [Conf]
   
5. Shobha Vasudevan, E. Allen Emerson, Jacob A. Abraham
   Improved verification of hardware designs through antecedent conditioned slicing. [Citation Graph (0, 0)][DBLP]
   STTT, 2007, v:9, n:1, pp:89-101 [Journal]
   
6. Shobha Vasudevan, Vinod Viswanath, Robert W. Sumners, Jacob A. Abraham
   Automatic Verification of Arithmetic Circuits in RTL Using Stepwise Refinement of Term Rewriting Systems. [Citation Graph (0, 0)][DBLP]
   IEEE Trans. Computers, 2007, v:56, n:10, pp:1401-1414 [Journal]
   
7. 
   GoldMine: Automatic assertion generation using data mining and static analysis. [Citation Graph (, )][DBLP]
   
   
8. 
   Dedicated Rewriting: Automatic Verification of Low Power Transformations in RTL. [Citation Graph (, )][DBLP]