The SCEAS System
Navigation Menu

Search the dblp DataBase


Amaury Nève: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Amaury Nève, Denis Flandre
    Design of a Branch-Based Carry-Select Adder IP Portable in 0.25 µm Bulk and Silicon-On-Insulator CMOS Technologies. [Citation Graph (0, 0)][DBLP]
    VLSI-SOC, 2001, pp:169-180 [Conf]
  2. Amaury Nève, Denis Flandre, Helmut Schettler, Thomas Ludwig 0004, Gerhard Hellner
    Design of a branch-based 64-bit carry-select adder in 0.18 µm partially depleted SOI CMOS. [Citation Graph (0, 0)][DBLP]
    ISLPED, 2002, pp:108-111 [Conf]
  3. Ilham Hassoune, Amaury Nève, Jean-Didier Legat, Denis Flandre
    Investigation of Low-Power Low-Voltage Circuit Techniques for a Hybrid Full-Adder Cell. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2004, pp:189-197 [Conf]
  4. Amaury Nève, Denis Flandre, Jean-Jacques Quisquater
    SOI Technology for Future High-Performance Smart Cards. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2003, v:23, n:3, pp:58-67 [Journal]
  5. Amaury Nève, Helmut Schettler, Thomas Ludwig 0004, Denis Flandre
    Power-delay product minimization in high-performance 64-bit carry-select adders. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2004, v:12, n:3, pp:235-244 [Journal]

Search in 0.002secs, Finished in 0.002secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002