The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Tuhina Samanta: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Prasun Ghosal, Tuhina Samanta, Hafizur Rahaman, Parthasarathi Dasgupta
    Recent Trends in the Application of Meta-Heuristics to VLSI Layout Design. [Citation Graph (0, 0)][DBLP]
    IICAI, 2005, pp:232-251 [Conf]
  2. Tuhina Samanta, Prasun Ghosal, Hafizur Rahaman, Parthasarathi Dasgupta
    Minimum-Congestion Placement for Y-interconnects: Some studies and observations. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2007, pp:73-80 [Conf]
  3. Tuhina Samanta, Prasun Ghosal, Hafizur Rahaman, Parthasarathi Dasgupta
    A heuristic method for constructing hexagonal Steiner minimal trees for routing in VLSI. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]

  4. Thermal-Aware Placement of Standard Cells and Gate Arrays: Studies and Observations. [Citation Graph (, )][DBLP]


  5. Revisiting fidelity: a case of elmore-based Y-routing trees. [Citation Graph (, )][DBLP]


  6. A Method for the Multi-Net Multi-Pin Routing Problem with Layer Assignment. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002