The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

C. Svensson: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. M. Malis, C. Svensson, L. Hvam
    Application of Knowledge-based System in a B-to-B Environment. [Citation Graph (0, 0)][DBLP]
    IMSA, 2002, pp:152-157 [Conf]
  2. K. Folkesson, C. Svensson, B. Knuthammar, A. Dreyfert
    A high-level dynamic-error model of a pipelined analog-to-digital converter. [Citation Graph (0, 0)][DBLP]
    ISCAS (6), 2005, pp:5625-5628 [Conf]
  3. K. Folkesson, C. Svensson, Jan-Erik Eklund
    Modeling of dynamic errors in algorithmic A/D converters. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 2001, pp:455-458 [Conf]
  4. S. Andersson, J. Dabrowski, C. Svensson, J. Konopacki
    SC filter for RF down conversion with wideband image rejection. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]
  5. C. Svensson
    Analog Power Modelling. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2007, pp:578- [Conf]
  6. F. Mu, C. Svensson
    A layout-based schematic method for very high-speed CMOS cell design. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 1999, v:7, n:1, pp:144-148 [Journal]
  7. Jan-Erik Eklund, C. Svensson, Anders Åström
    VLSI implementation of a focal plane image processor-a realization of the near-sensor image processing concept. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 1996, v:4, n:3, pp:322-335 [Journal]
  8. C. Svensson
    Electrical interconnects revitalized. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2002, v:10, n:6, pp:777-788 [Journal]

Search in 0.060secs, Finished in 0.061secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002