The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Mrinal Bose: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Mrinal Bose, Elizabeth M. Rudnick, Magdy S. Abadir
    Automatic Bias Generation Using Pipeline Instruction State Coverage for Biased Random Instruction Generation. [Citation Graph (0, 0)][DBLP]
    IOLTW, 2001, pp:65-0 [Conf]
  2. Mrinal Bose, Mark H. Nodine, William R. Jurasz Jr., Vlad Zavadsky, Arvind Chodavadia, Lincoln R. Nunes
    Modeling IP Responses in Testcase Generation for Systems-on-Chip Verification. [Citation Graph (0, 0)][DBLP]
    MTV, 2003, pp:7-10 [Conf]
  3. Partha Pratim Chakrabarti, Pallab Dasgupta, Partha Pratim Das, Arnob Roy, Shuvendu K. Lahiri, Mrinal Bose
    Controlling State Explosion in Static Simulation by Selective Composition. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1999, pp:226-231 [Conf]

  4. Accelerating multi-party scheduling for transaction-level modeling. [Citation Graph (, )][DBLP]


  5. An abstraction mechanism to maximize stimulus portability across RTL, FPGA, software models and silicon of SoCs. [Citation Graph (, )][DBLP]


Search in 0.008secs, Finished in 0.008secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002