The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Ricardo A. L. Reis: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Cristiano Lazzari, Ricardo A. L. Reis, Lorena Anghel
    Phase-Locked Loop Automatic Layout Generation and Transient Fault Injection Analysis: A Case Study. [Citation Graph (0, 0)][DBLP]
    IOLTS, 2006, pp:165-172 [Conf]
  2. Cristiano Lazzari, Lorena Anghel, Ricardo A. L. Reis
    On Implementing a Soft Error Hardening Technique by Using an Automatic Layout Generator: Case Study. [Citation Graph (0, 0)][DBLP]
    IOLTS, 2005, pp:29-34 [Conf]
  3. José Carlos S. Palma, Ricardo A. L. Reis, Leandro Soares Indrusiak, Alberto García Ortiz, Manfred Glesner, Fernando Gehm Moraes
    Evaluating the Impact of Data Encoding Techniques on the Power Consumption in Networks-on-Chip. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2006, pp:426-427 [Conf]
  4. José Carlos S. Palma, Leandro Soares Indrusiak, Fernando Gehm Moraes, Alberto García Ortiz, Manfred Glesner, Ricardo A. L. Reis
    Inserting Data Encoding Techniques into NoC-Based Systems. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2007, pp:299-304 [Conf]
  5. Lucas Brusamarello, Roberto da Silva, Ricardo A. L. Reis, Gilson I. Wirth
    Yield Analysis by Error Propagation Using Numerical Derivatives Considering WD and D2D variations. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2007, pp:86-91 [Conf]
  6. José Carlos S. Palma, Leandro Soares Indrusiak, Fernando Gehm Moraes, Alberto García Ortiz, Manfred Glesner, Ricardo A. L. Reis
    Adaptive Coding in Networks-on-Chip: Transition Activity Reduction Versus Power Overhead of the Codec Circuitry. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2006, pp:603-613 [Conf]
  7. José Carlos S. Palma, César A. M. Marcon, Fernando Gehm Moraes, Ney Laert Vilar Calazans, Ricardo A. L. Reis, Altamiro Amadeu Susin
    Mapping embedded systems onto NoCs: the traffic effect on dynamic energy estimation. [Citation Graph (0, 0)][DBLP]
    SBCCI, 2005, pp:196-201 [Conf]
  8. Tudor Murgan, Clemens Schlachta, Mihail Petrov, Leandro Soares Indrusiak, Alberto García Ortiz, Manfred Glesner, Ricardo A. L. Reis
    Accurate capture of timing parameters in inductively-coupled on-chip interconnects. [Citation Graph (0, 0)][DBLP]
    SBCCI, 2004, pp:117-122 [Conf]
  9. Leandro Soares Indrusiak, Ricardo A. L. Reis, Manfred Glesner
    Um Framework de Apoio à Colaboração no Projeto Distribuído de Sistemas Integrados. [Citation Graph (0, 0)][DBLP]
    RITA, 2004, v:11, n:2, pp:49-74 [Journal]

  10. Obtaining delay distribution of dynamic logic circuits by error propagation at the electrical level. [Citation Graph (, )][DBLP]


Search in 0.005secs, Finished in 0.006secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002