The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Ramtilak Vemu: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Ramtilak Vemu, Jacob A. Abraham
    CEDA: Control-flow Error Detection through Assertions. [Citation Graph (0, 0)][DBLP]
    IOLTS, 2006, pp:151-158 [Conf]
  2. Sankar Gurumurthy, Ramtilak Vemu, Jacob A. Abraham, Daniel G. Saab
    Automatic Generation of Instructions to Robustly Test Delay Defects in Processors. [Citation Graph (0, 0)][DBLP]
    European Test Symposium, 2007, pp:173-178 [Conf]

  3. A low-cost concurrent error detection technique for processor control logic. [Citation Graph (, )][DBLP]


  4. On efficient generation of instruction sequences to test for delay defects in a processor. [Citation Graph (, )][DBLP]


  5. Budget-Dependent Control-Flow Error Detection. [Citation Graph (, )][DBLP]


  6. Functionally valid gate-level peak power estimation for processors. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002