The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Chung-Hsing Hsu: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Chung-Hsing Hsu, Wu-chun Feng, Jeremy S. Archuleta
    Towards Efficient Supercomputing: A Quest for the Right Metric. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2005, pp:- [Conf]
  2. S. Sharma, Chung-Hsing Hsu, Wu-chun Feng
    Making a case for a Green500 list. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2006, pp:- [Conf]
  3. Chung-Hsing Hsu, Ulrich Kremer, Michael S. Hsiao
    Compiler-directed dynamic voltage/frequency scheduling for energy reduction in mircoprocessors. [Citation Graph (0, 0)][DBLP]
    ISLPED, 2001, pp:275-278 [Conf]
  4. Chung-Hsing Hsu, Ulrich Kremer
    Dynamic Voltage and Frequency Scaling for Scientific Applications. [Citation Graph (0, 0)][DBLP]
    LCPC, 2001, pp:86-99 [Conf]
  5. Hendra Saputra, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin, Jie S. Hu, Chung-Hsing Hsu, Ulrich Kremer
    Energy-conscious compilation based on voltage scaling. [Citation Graph (0, 0)][DBLP]
    LCTES-SCOPES, 2002, pp:2-11 [Conf]
  6. Chung-Hsing Hsu, Wu-chun Feng
    Effective Dynamic Voltage Scaling Through CPU-Boundedness Detection. [Citation Graph (0, 0)][DBLP]
    PACS, 2004, pp:135-149 [Conf]
  7. Chung-Hsing Hsu, Ulrich Kremer
    Single Region vs. Multiple Regions: A Comparison of Different Compiler-Directed Dynamic Voltage Scheduling Approaches. [Citation Graph (0, 0)][DBLP]
    PACS, 2002, pp:197-211 [Conf]
  8. Chung-Hsing Hsu, Ulrich Kremer, Michael S. Hsiao
    Compiler-Directed Dynamic Frequency and Voltage Scheduling. [Citation Graph (0, 0)][DBLP]
    PACS, 2000, pp:65-81 [Conf]
  9. Chung-Hsing Hsu, Ulrich Kremer
    The design, implementation, and evaluation of a compiler algorithm for CPU energy reduction. [Citation Graph (0, 0)][DBLP]
    PLDI, 2003, pp:38-48 [Conf]
  10. Chung-Hsing Hsu, Wu-chun Feng
    A Power-Aware Run-Time System for High-Performance Computing. [Citation Graph (0, 0)][DBLP]
    SC, 2005, pp:1- [Conf]
  11. Chung-Hsing Hsu, Ulrich Kremer
    A Quantitative Analysis of Tile Size Selection Algorithms. [Citation Graph (0, 0)][DBLP]
    The Journal of Supercomputing, 2004, v:27, n:3, pp:279-294 [Journal]
  12. Wu-chun Feng, Avery Ching, Chung-Hsing Hsu
    Green Supercomputing in a Desktop Box. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2007, pp:1-8 [Conf]

  13. Verification of the time evolution of cosmological simulations via hypothesis-driven comparative and quantitative visualization. [Citation Graph (, )][DBLP]


  14. A Feasibility Analysis of Power Awareness in Commodity-Based High-Performance Clusters. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002