The SCEAS System
Navigation Menu

Search the dblp DataBase


Avinash Karanth Kodi: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Avinash Karanth Kodi, Ahmed Louri
    A Scalable Architecture for Distributed Shared Memory Multiprocessors Using Optical Interconnects. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2004, pp:- [Conf]
  2. Avinash Karanth Kodi, Ahmed Louri
    Design of a High-Speed Optical Interconnect for Scalable Shared-Memory Multiprocessors. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2005, v:25, n:1, pp:41-49 [Journal]
  3. Ahmed Louri, Avinash Karanth Kodi
    An Optical Interconnection Network and a Modified Snooping Protocol for the Design of Large-Scale Symmetric Multiprocessors (SMPs). [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Parallel Distrib. Syst., 2004, v:15, n:12, pp:1093-1104 [Journal]
  4. Avinash Karanth Kodi, Ahmed Louri
    Power-Aware Bandwidth-Reconfigurable Optical Interconnects for High-Performance Computing (HPC) Systems. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2007, pp:1-10 [Conf]

  5. Adaptive inter-router links for low-power, area-efficient and reliable Network-on-Chip (NoC) architectures. [Citation Graph (, )][DBLP]

  6. iDEAL: Inter-router Dual-Function Energy and Area-Efficient Links for Network-on-Chip (NoC) Architectures. [Citation Graph (, )][DBLP]

  7. NBTI aware workload balancing in multi-core systems. [Citation Graph (, )][DBLP]

  8. Design of energy-efficient channel buffers with router bypassing for network-on-chips (NoCs). [Citation Graph (, )][DBLP]

  9. Performance adaptive power-aware reconfigurable optical interconnects for high-performance computing (HPC) systems. [Citation Graph (, )][DBLP]

  10. Design of adaptive communication channel buffers for low-power area-efficient network-on-chip architecture. [Citation Graph (, )][DBLP]

  11. On-Chip photonic interconnects for scalable multi-core architectures. [Citation Graph (, )][DBLP]

  12. Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores. [Citation Graph (, )][DBLP]

Search in 0.004secs, Finished in 0.004secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002