The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Antonio Deledda: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Claudio Mucci, Fabio Campi, Antonio Deledda, Alberto Fazzi, Mirco Ferri, Massimo Bocchi
    A Cycle-Accurate ISS for a Dynamically Reconfigurable Processor Architecture. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2005, pp:- [Conf]
  2. Fabio Campi, Antonio Deledda, Matteo Pizzotti, Luca Ciccarelli, Pier Luigi Rolandi, Claudio Mucci, Andrea Lodi, Arseni Vitkovski, Luca Vanzolini
    A dynamically adaptive DSP for heterogeneous reconfigurable platforms. [Citation Graph (0, 0)][DBLP]
    DATE, 2007, pp:9-14 [Conf]
  3. Fabio Campi, P. Zoffoli, Claudio Mucci, Massimo Bocchi, Antonio Deledda, M. De Dominicis, Arseni Vitkovski
    A stream register file unit for reconfigurable processors. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]

  4. Design of a HW/SW Communication Infrastructure for a Heterogeneous Reconfigurable Processor. [Citation Graph (, )][DBLP]


  5. Implementation of Parallel LFSR-based Applications on an Adaptive DSP featuring a Pipelined Configurable Gate Array. [Citation Graph (, )][DBLP]


  6. An Interconnect Strategy for a Heterogeneous, Reconfigurable SoC. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002