The SCEAS System
Navigation Menu
Introduction
Collection Based
Clustering
Ranking
Paper Based
Journals
Conferences
DB Status
Statistics
Search

Search the dblp DataBase

Title:
Author:
Philippe Brunet: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Camel Tanougast, Yves Berviller, Philippe Brunet, Serge Weber
    Automated RTR Temporal Partitioning for Reconfigurable Embedded Real-Time System Design. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2003, pp:178- [Conf]
  2. Philippe Brunet, Camel Tanougast, Yves Berviller, Serge Weber
    Hardware Partitioning Software for Dynamically Reconfigurable SoC Design. [Citation Graph (0, 0)][DBLP]
    IWSOC, 2003, pp:106-111 [Conf]
  3. Camel Tanougast, Yves Berviller, Philippe Brunet, Serge Weber, Hassan Rabah
    Temporal partitioning methodology optimizing FPGA resources for dynamically reconfigurable embedded real-time system. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2003, v:27, n:3, pp:115-130 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
Introduction Collection Based Clustering Ranking Paper Based Journals Conferences DB Status Statistics Search
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002