The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Vu Manh Tuan: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Masayasu Suzuki, Yohei Hasegawa, Vu Manh Tuan, Shohei Abe, Hideharu Amano
    A cost-effective context memory structure for dynamically reconfigurable processors. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2006, pp:- [Conf]
  2. Yohei Hasegawa, Shohei Abe, Shunsuke Kurotaki, Vu Manh Tuan, Naohiro Katsura, T. Nakamura, T. Nishimura, Hideharu Amano
    Performance and power analysis of time-multiplexed execution on dynamically reconfigurable processor. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2006, pp:- [Conf]
  3. Vu Manh Tuan, Yohei Hasegawa, Naohiro Katsura, Hideharu Amano
    Performance/Cost Trade-Off Evaluation for the DCT Implementation on the Dynamically Reconfigurable Processor. [Citation Graph (0, 0)][DBLP]
    ARC, 2006, pp:115-121 [Conf]

  4. A Method for Capturing State Data on Dynamically Reconfigurable Processors. [Citation Graph (, )][DBLP]


  5. Performance Analysis of Multi-process Execution Model on Dynamically Reconfigurable Processor. [Citation Graph (, )][DBLP]


  6. Evaluation of a multicore reconfigurable architecture with variable core sizes. [Citation Graph (, )][DBLP]


  7. A Preemption Algorithm for a Multitasking Environment on Dynamically Reconfigurable Processor. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002