The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Andrew Wolfe: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Wayne Wolf, Bede Liu, Andrew Wolfe, Minerva M. Yeung, Boon-Lock Yeo, Daniel Markham
    Video as Scholary Material in the Digital Library. [Citation Graph (0, 0)][DBLP]
    ADL, 1995, pp:45-53 [Conf]
  2. Martin Benes, Andrew Wolfe, Steven M. Nowick
    A High-Speed Asynchronous Decompression Circuit for Embedded Processors. [Citation Graph (0, 0)][DBLP]
    ARVLSI, 1997, pp:219-237 [Conf]
  3. Andrew Wolfe, John Paul Shen
    A Variable Instruction Stream Extension to the VLIW Architecture. [Citation Graph (0, 0)][DBLP]
    ASPLOS, 1991, pp:2-14 [Conf]
  4. Martin Benes, Steven M. Nowick, Andrew Wolfe
    A Fast Asynchronous Huffman Decoder for Compressed-Code Embedded Processors. [Citation Graph (0, 0)][DBLP]
    ASYNC, 1998, pp:43-0 [Conf]
  5. Wayne Wolf, Andrew Wolfe, Steve Chinatti, Ravi Koshy, Gary Slater, Spencer Sun
    TigerSwitch: a case study in embedded computing system design. [Citation Graph (0, 0)][DBLP]
    CODES, 1994, pp:89-96 [Conf]
  6. Andrew Wolfe
    Opportunities and Obstacles in Low-Power System-Level CAD. [Citation Graph (0, 0)][DBLP]
    DAC, 1996, pp:15-20 [Conf]
  7. Michael Kozuch, Wayne Wolf, Andrew Wolfe, Don McKay
    Branch Libraries for Multimedia Repositories (Poster). [Citation Graph (0, 0)][DBLP]
    ACM DL, 1997, pp:261-262 [Conf]
  8. Eliseu M. Chaves Filho, Edil S. Tavares Fernandes, Andrew Wolfe
    Load Balancing in Superscalar Architectures. [Citation Graph (0, 0)][DBLP]
    EUROMICRO, 1996, pp:651-0 [Conf]
  9. Eliseu M. Chaves Filho, Edil S. Tavares Fernandes, Andrew Wolfe
    Functionality Distribution on a Superscalar Architecture. [Citation Graph (0, 0)][DBLP]
    Euro-Par, Vol. II, 1996, pp:773-778 [Conf]
  10. Yau-Tsun Steven Li, Sharad Malik, Andrew Wolfe
    Cinderella: A Retargetable Environment for Performance Analysis of Real-Time Software. [Citation Graph (0, 0)][DBLP]
    Euro-Par, 1997, pp:1308-1315 [Conf]
  11. Thomas M. Conte, Andrew Wolfe
    Combining General-Purpose and Multimedia in One Package: Challenges and Opportunities. [Citation Graph (0, 0)][DBLP]
    HICSS (1), 1997, pp:708-712 [Conf]
  12. Andrew Wolfe, Jason Fritts, Santanu Dutta, Edil S. Tavares Fernandes
    Datapath Design for a VLIW Video Signal Processor. [Citation Graph (0, 0)][DBLP]
    HPCA, 1997, pp:24-0 [Conf]
  13. Yau-Tsun Steven Li, Sharad Malik, Andrew Wolfe
    Performance estimation of embedded software with instruction cache modeling. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1995, pp:380-387 [Conf]
  14. Vivek Tiwari, Sharad Malik, Andrew Wolfe
    Power analysis of embedded software: a first step towards software power minimization. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1994, pp:384-390 [Conf]
  15. Rodney Boleyn, James Debardelaben, Vivek Tiwari, Andrew Wolfe
    A Split Data Cache for Superscalar Processors. [Citation Graph (0, 0)][DBLP]
    ICCD, 1993, pp:32-39 [Conf]
  16. Santanu Dutta, Wayne Wolf, Andrew Wolfe
    VLSI issues in memory-system design for video signal processors. [Citation Graph (0, 0)][DBLP]
    ICCD, 1995, pp:498-0 [Conf]
  17. Michael Kozuch, Andrew Wolfe
    Compression of Embedded System Programs. [Citation Graph (0, 0)][DBLP]
    ICCD, 1994, pp:270-277 [Conf]
  18. Michael Kozuch, Wayne Wolf, Andrew Wolfe
    New Challenges for Video Servers: Performance of Non-Linear Applications under User Choice. [Citation Graph (0, 0)][DBLP]
    ICCD, 1996, pp:145-146 [Conf]
  19. Michael Kozuch, Wayne Wolf, Andrew Wolfe
    An Approach to Network Caching for Multimedia Objects. [Citation Graph (0, 0)][DBLP]
    ICCD, 1997, pp:273-278 [Conf]
  20. Andrew Wolfe
    A case study in low-power system-level design. [Citation Graph (0, 0)][DBLP]
    ICCD, 1995, pp:332-0 [Conf]
  21. Andrew Wolfe, Mauricio Breternitz Jr., Chriss Stephens, A. L. Ting, D. B. Kirk, Ronald P. Bianchini Jr., John Paul Shen
    The White Dwarf: A High-Performance Application-Specific Processor. [Citation Graph (0, 0)][DBLP]
    ISCA, 1988, pp:212-222 [Conf]
  22. Heng Liao, Andrew Wolfe
    Available Parallelism in Video Applications. [Citation Graph (0, 0)][DBLP]
    MICRO, 1997, pp:321-329 [Conf]
  23. Andrew Wolfe, Alex Chanin
    Executing compressed programs on an embedded RISC architecture. [Citation Graph (0, 0)][DBLP]
    MICRO, 1992, pp:81-91 [Conf]
  24. Andrew Wolfe, Derek B. Noonburg
    A Superscalar 3D Graphics Engine. [Citation Graph (0, 0)][DBLP]
    MICRO, 1999, pp:50-61 [Conf]
  25. Andrew Wolfe, John Paul Shen
    Flexible processors: a promising application-specific processor design approach. [Citation Graph (0, 0)][DBLP]
    MICRO, 1988, pp:30-39 [Conf]
  26. Andrew Wolfe
    Emerging applications for the connected home. [Citation Graph (0, 0)][DBLP]
    MICRO, 2001, pp:136- [Conf]
  27. Andrew Wolfe, Rodney Boleyn
    Two-ported cache alternatives for superscalar processors. [Citation Graph (0, 0)][DBLP]
    MICRO, 1993, pp:41-48 [Conf]
  28. Yau-Tsun Steven Li, Sharad Malik, Andrew Wolfe
    Efficient Microarchitecture Modeling and Path Analysis for Real-Time Software. [Citation Graph (0, 0)][DBLP]
    IEEE Real-Time Systems Symposium, 1995, pp:298-307 [Conf]
  29. Yau-Tsun Steven Li, Sharad Malik, Andrew Wolfe
    Cache modeling for real-time software: beyond direct mapped instruction caches. [Citation Graph (0, 0)][DBLP]
    IEEE Real-Time Systems Symposium, 1996, pp:254-263 [Conf]
  30. Vivek Tiwari, Sharad Malik, Andrew Wolfe, Mike Tien-Chien Lee
    Instruction Level Power Analysis and Optimization of Software. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1996, pp:326-328 [Conf]
  31. Thomas M. Conte, Pradeep K. Dubey, Matthew D. Jennings, Ruby B. Lee, Alex Peleg, Salliah Rathnam, Michael S. Schlansker, Peter Song, Andrew Wolfe
    Challenges to Combining General-Purpose and Multimedia Processors. [Citation Graph (0, 0)][DBLP]
    IEEE Computer, 1997, v:30, n:12, pp:33-37 [Journal]
  32. Andrew Wolfe, Derek B. Noonburg
    A Superscalar 3D Graphics Engine. [Citation Graph (0, 0)][DBLP]
    J. Instruction-Level Parallelism, 2000, v:2, n:, pp:- [Journal]
  33. Alberto Ferreira de Souza, Edil S. Tavares Fernandes, Andrew Wolfe
    On the balance of VLIW architectures. [Citation Graph (0, 0)][DBLP]
    Journal of Systems Architecture, 1997, v:43, n:1-5, pp:15-22 [Journal]
  34. John Kubiatowicz, Andrew Wolfe
    Guest Editors' Introduction: Hot Chips 13. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2002, v:22, n:2, pp:6-7 [Journal]
  35. Michael Kozuch, Wayne Wolf, Andrew Wolfe
    An Experimental Analysis of Digital Video Library Servers. [Citation Graph (0, 0)][DBLP]
    Multimedia Syst., 2000, v:8, n:2, pp:135-145 [Journal]
  36. Yau-Tsun Steven Li, Sharad Malik, Andrew Wolfe
    Performance estimation of embedded software with instruction cache modeling. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 1999, v:4, n:3, pp:257-279 [Journal]
  37. Vivek Tiwari, Sharad Malik, Andrew Wolfe
    Power analysis of embedded software: a first step towards software power minimization. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 1994, v:2, n:4, pp:437-445 [Journal]

Search in 1.220secs, Finished in 1.221secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002