|
Search the dblp DataBase
Zeshan Chishti:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Zeshan Chishti, Michael D. Powell, T. N. Vijaykumar
Optimizing Replication, Communication, and Capacity Allocation in CMPs. [Citation Graph (0, 0)][DBLP] ISCA, 2005, pp:357-368 [Conf]
- T. N. Vijaykumar, Zeshan Chishti
Wire Delay is Not a Problem for SMT (In the Near Future). [Citation Graph (0, 0)][DBLP] ISCA, 2004, pp:40-51 [Conf]
- Zeshan Chishti, Michael D. Powell, T. N. Vijaykumar
Distance Associativity for High-Performance Energy-Efficient Non-Uniform Cache Architectures. [Citation Graph (0, 0)][DBLP] MICRO, 2003, pp:55-66 [Conf]
Trading off Cache Capacity for Reliability to Enable Low Voltage Operation. [Citation Graph (, )][DBLP]
Reducing cache power with low-cost, multi-bit error-correcting codes. [Citation Graph (, )][DBLP]
Rank-aware cache replacement and write buffering to improve DRAM energy efficiency. [Citation Graph (, )][DBLP]
Shapeshifter: Dynamically changing pipeline width and speed to address process variations. [Citation Graph (, )][DBLP]
Improving cache lifetime reliability at ultra-low voltages. [Citation Graph (, )][DBLP]
Search in 0.001secs, Finished in 0.001secs
|