|
Search the dblp DataBase
Richard J. Eickemeyer:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Richard J. Eickemeyer, Ross E. Johnson, Steven R. Kunkel, Mark S. Squillante, Shiafun Liu
Evaluation of Multithreaded Uniprocessors for Commercial Application Environments. [Citation Graph (1, 0)][DBLP] ISCA, 1996, pp:203-212 [Conf]
- Richard J. Eickemeyer, Janak H. Patel
Performance Evaluation of Multiple Register Sets. [Citation Graph (0, 0)][DBLP] ISCA, 1987, pp:264-271 [Conf]
- Richard J. Eickemeyer, Janak H. Patel
Performance Evaluation of On-Chip Register and Cache Organizations. [Citation Graph (0, 0)][DBLP] ISCA, 1988, pp:64-72 [Conf]
- Richard J. Eickemeyer, Ross E. Johnson, Steven R. Kunkel, Beng-Hong Lim, Mark S. Squillante, Ching-Farn Eric Wu
Evaluation of Multithreaded Processors and Thread-Switch Policies. [Citation Graph (0, 0)][DBLP] ISHPC, 1997, pp:75-90 [Conf]
- Nadeem Malik, Richard J. Eickemeyer, Stamatis Vassiliadis
Interlock collapsing ALU for increased instruction-level parallelism. [Citation Graph (0, 0)][DBLP] MICRO, 1992, pp:149-157 [Conf]
- John M. Borkenhagen, Richard J. Eickemeyer, Ronald N. Kalla, Steven R. Kunkel
A multithreaded PowerPC processor for commercial servers. [Citation Graph (0, 0)][DBLP] IBM Journal of Research and Development, 2000, v:44, n:6, pp:885-898 [Journal]
- Harry M. Mathis, Alex E. Mericas, John D. McCalpin, Richard J. Eickemeyer, Steven R. Kunkel
Characterization of simultaneous multithreading (SMT) efficiency in POWER5. [Citation Graph (0, 0)][DBLP] IBM Journal of Research and Development, 2005, v:49, n:4-5, pp:555-564 [Journal]
- Steven R. Kunkel, Richard J. Eickemeyer, Mikko H. Lipasti, Timothy J. Mullins, Brian O'Krafka, Harold Rosenberg, Steven P. Vanderwiel, Philip L. Vitale, Larry D. Whitley
A performance methodology for commercial servers. [Citation Graph (0, 0)][DBLP] IBM Journal of Research and Development, 2000, v:44, n:6, pp:851-872 [Journal]
- Balaram Sinharoy, Ronald N. Kalla, Joel M. Tendler, Richard J. Eickemeyer, Jody B. Joyner
POWER5 system microarchitecture. [Citation Graph (0, 0)][DBLP] IBM Journal of Research and Development, 2005, v:49, n:4-5, pp:505-522 [Journal]
Search in 0.001secs, Finished in 0.002secs
|