The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Richard J. Eickemeyer: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Richard J. Eickemeyer, Ross E. Johnson, Steven R. Kunkel, Mark S. Squillante, Shiafun Liu
    Evaluation of Multithreaded Uniprocessors for Commercial Application Environments. [Citation Graph (1, 0)][DBLP]
    ISCA, 1996, pp:203-212 [Conf]
  2. Richard J. Eickemeyer, Janak H. Patel
    Performance Evaluation of Multiple Register Sets. [Citation Graph (0, 0)][DBLP]
    ISCA, 1987, pp:264-271 [Conf]
  3. Richard J. Eickemeyer, Janak H. Patel
    Performance Evaluation of On-Chip Register and Cache Organizations. [Citation Graph (0, 0)][DBLP]
    ISCA, 1988, pp:64-72 [Conf]
  4. Richard J. Eickemeyer, Ross E. Johnson, Steven R. Kunkel, Beng-Hong Lim, Mark S. Squillante, Ching-Farn Eric Wu
    Evaluation of Multithreaded Processors and Thread-Switch Policies. [Citation Graph (0, 0)][DBLP]
    ISHPC, 1997, pp:75-90 [Conf]
  5. Nadeem Malik, Richard J. Eickemeyer, Stamatis Vassiliadis
    Interlock collapsing ALU for increased instruction-level parallelism. [Citation Graph (0, 0)][DBLP]
    MICRO, 1992, pp:149-157 [Conf]
  6. John M. Borkenhagen, Richard J. Eickemeyer, Ronald N. Kalla, Steven R. Kunkel
    A multithreaded PowerPC processor for commercial servers. [Citation Graph (0, 0)][DBLP]
    IBM Journal of Research and Development, 2000, v:44, n:6, pp:885-898 [Journal]
  7. Harry M. Mathis, Alex E. Mericas, John D. McCalpin, Richard J. Eickemeyer, Steven R. Kunkel
    Characterization of simultaneous multithreading (SMT) efficiency in POWER5. [Citation Graph (0, 0)][DBLP]
    IBM Journal of Research and Development, 2005, v:49, n:4-5, pp:555-564 [Journal]
  8. Steven R. Kunkel, Richard J. Eickemeyer, Mikko H. Lipasti, Timothy J. Mullins, Brian O'Krafka, Harold Rosenberg, Steven P. Vanderwiel, Philip L. Vitale, Larry D. Whitley
    A performance methodology for commercial servers. [Citation Graph (0, 0)][DBLP]
    IBM Journal of Research and Development, 2000, v:44, n:6, pp:851-872 [Journal]
  9. Balaram Sinharoy, Ronald N. Kalla, Joel M. Tendler, Richard J. Eickemeyer, Jody B. Joyner
    POWER5 system microarchitecture. [Citation Graph (0, 0)][DBLP]
    IBM Journal of Research and Development, 2005, v:49, n:4-5, pp:505-522 [Journal]

Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002