The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Jya-Jang Tsai: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Richard Fujimoto, Jya-Jang Tsai, Ganesh Gopalakrishnan
    Design and Performance of Special Purpose Hardware for Time Warp. [Citation Graph (0, 0)][DBLP]
    ISCA, 1988, pp:401-408 [Conf]
  2. John G. Cleary, Jya-Jang Tsai
    Conservative Parallel Simulation of ATM Networks. [Citation Graph (0, 0)][DBLP]
    Workshop on Parallel and Distributed Simulation, 1996, pp:30-38 [Conf]
  3. John G. Cleary, Jya-Jang Tsai
    Performance of a Conservative Simulator of ATM Networks. [Citation Graph (0, 0)][DBLP]
    Workshop on Parallel and Distributed Simulation, 1997, pp:142-145 [Conf]
  4. Jya-Jang Tsai, Richard M. Fujimoto
    Automatic parallelization of discrete event simulation programs. [Citation Graph (0, 0)][DBLP]
    Winter Simulation Conference, 1993, pp:697-705 [Conf]
  5. Richard Fujimoto, Jya-Jang Tsai, Ganesh Gopalakrishnan
    Design and Evaluation of the Rollback Chip: Special Purpose Hardware for Time Warp. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1992, v:41, n:1, pp:68-82 [Journal]
  6. Brian Unger, Zhonge Xiao, John G. Cleary, Jya-Jang Tsai, Carey L. Williamson
    Parallel shared-memory simulator performance for large ATM networks. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Model. Comput. Simul., 2000, v:10, n:4, pp:358-391 [Journal]

Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002