The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Joseph I. Chamdani: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. William L. Lynch, Gary Lauterbach, Joseph I. Chamdani
    Low Load Latency Through Sum-Addressed Memory (SAM). [Citation Graph (0, 0)][DBLP]
    ISCA, 1998, pp:369-379 [Conf]
  2. Farzad Ghannadian, Toshiro Kubota, Joseph I. Chamdani, Philip R. Bingham, Cecil O. Alford
    Crossbar Controller for the Adaptive Multistage Crossbar Network. [Citation Graph (0, 0)][DBLP]
    PDPTA, 1996, pp:645-0 [Conf]
  3. Tsai Chi Huang, Roy W. Melton, Joseph I. Chamdani, Cecil O. Alford
    Relating Communication Protocol Processin to Processor Performance. [Citation Graph (0, 0)][DBLP]
    PDPTA, 1996, pp:516-526 [Conf]

  4. GT-FITES: A Heterogeneous, Parallel Image Processing System. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002