The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Leonard M. Napolitano Jr.: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Leonard M. Napolitano Jr.
    A Computer Architecture for Dynamic Finite Element Analysis. [Citation Graph (0, 0)][DBLP]
    ISCA, 1986, pp:316-323 [Conf]
  2. Leonard M. Napolitano Jr.
    The Design of a High Performance Packet-Switched Network. [Citation Graph (0, 0)][DBLP]
    J. Parallel Distrib. Comput., 1990, v:10, n:2, pp:103-114 [Journal]
  3. G. Robert Redinbo, Leonard M. Napolitano Jr., David D. Andaleon
    Multibit Correcting Data Interface for Fault-Tolerant Systems. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1993, v:42, n:4, pp:433-446 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002