The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Tor Sverre Lande: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Jens Petter Abrahamsen, Philipp Häfliger, Tor Sverre Lande
    A time domain winner-take-all network of integrate-and-fire neurons. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 2004, pp:361-364 [Conf]
  2. Yngvar Berg, Jon-Erik Ruth, Tor Sverre Lande
    Scalable Mean Rate Signal Encoding Analog Neural Network. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1995, pp:1668-1671 [Conf]
  3. Mats Erling Høvin, Alf Olsen, Tor Sverre Lande, Chris Toumazou
    Delta-Sigma Converters Using Frequency-Modulated Intermediate Values. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1995, pp:175-178 [Conf]
  4. Gerson A. S. Machado, Chris Toumazou, Tor Sverre Lande
    On the Feasibility of SI for low-Power VLSI Biomedical Signal Processing. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1994, pp:49-52 [Conf]
  5. Øivind Næss, Espen A. Olsen, Yngvar Berg, Tor Sverre Lande
    A low voltage second order biquad using pseudo floating-gate transistors. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2003, pp:125-128 [Conf]
  6. Dag T. Wisland, Mats Erling Høvin, Tor Sverre Lande
    Quantization noise in the first-order non-feedback delta-sigma modulator with DC-input. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2003, pp:1005-1008 [Conf]
  7. Yngvar Berg, Tor Sverre Lande
    Area efficient circuit tuning with floating-gate techniques. [Citation Graph (0, 0)][DBLP]
    ISCAS (2), 1999, pp:396-399 [Conf]
  8. Yngvar Berg, Tor Sverre Lande
    Tunable current mirrors for ultra low voltage. [Citation Graph (0, 0)][DBLP]
    ISCAS (2), 1999, pp:17-20 [Conf]
  9. J. T. Marienborg, Tor Sverre Lande, Mats Erling Høvin
    Neuromorphic noise shaping in coupled neuron populations. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 2002, pp:73-76 [Conf]
  10. Mats Høvin, Dag T. Wisland, Yngvar Berg, Tor Sverre Lande
    A low-voltage sinc/sup 2/ decimator implemented by a new circuit technique using floating-gate MOS transistors. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 2002, pp:397-400 [Conf]
  11. Mats Høvin, Dag T. Wisland, Yngvar Berg, J. T. Marienborg, Tor Sverre Lande
    Delta-sigma modulation in single neurons. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 2002, pp:617-620 [Conf]
  12. Mats Erling Høvin, S. Kiaei, Tor Sverre Lande
    Delta Sigma frequency-to-time conversion by triangularly weighted ZC counter. [Citation Graph (0, 0)][DBLP]
    ISLPED, 1997, pp:52-55 [Conf]
  13. Hakon A. Hjortland, Dag T. Wisland, Tor Sverre Lande, Claus Limbodal, Kjetil Meisal
    Thresholded samplers for UWB impulse radar. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2007, pp:1210-1213 [Conf]
  14. Kristian Granhaug, Snorre Aunet, Tor Sverre Lande
    Body-bias regulator for ultra low power multifunction CMOS gates. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]
  15. Francesco Cannillo, Chris Toumazou, Tor Sverre Lande
    Bit stream processing for Delta-Sigma FM-to-digital converters. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]

  16. Soft-well digital circuit design. [Citation Graph (, )][DBLP]


  17. Novel start-up circuit with enhanced power-up characteristic for bandgap references. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002