The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Marco Stellini: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Cesare Alippi, Marco Stellini
    High level accuracy loss estimates for a class of analog/digital systems. [Citation Graph (0, 0)][DBLP]
    ISCAS (4), 2003, pp:600-603 [Conf]
  2. Cesare Alippi, Andrea Galbusera, Marco Stellini
    An application level synthesis methodology for embedded systems. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 2002, pp:473-476 [Conf]
  3. Cesare Alippi, Andrea Galbusera, Marco Stellini
    An application-level synthesis methodology for multidimensional embedded processing systems. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2003, v:22, n:11, pp:1457-1470 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002