The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

José Silva-Martínez: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Jozef Adut, José Silva-Martínez
    Cascode transconductance amplifiers for HF switched-capacitor applications. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2003, pp:365-368 [Conf]
  2. Shanfeng Cheng, José Silva-Martínez
    6.8 mW 2.5 Gb/s and 42.5 mW 5 Gb/s 1: 8 CMOS demultiplexers. [Citation Graph (0, 0)][DBLP]
    ISCAS (4), 2004, pp:209-212 [Conf]
  3. M. Reza Samadi, Aydin I. Karsilayan, José Silva-Martínez
    Bandwidth enhancement of multi-stage amplifiers using active feedback. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2004, pp:609-612 [Conf]
  4. José Silva-Martínez
    Effect of the Transistor Mismatches on the Performance of Fully-Differential OTAS. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1994, pp:253-256 [Conf]
  5. José Silva-Martínez
    A Programmable Switched-Capacitor Filter. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1994, pp:727-730 [Conf]
  6. José Silva-Martínez, Jorge Salcedo-Suñer
    A CMOS Preamplifier for Electret Microphones. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1995, pp:1868-1871 [Conf]
  7. A. Shankar, José Silva-Martínez, Edgar Sánchez-Sinencio
    A low voltage operational transconductance amplifier using common mode feedforward for high frequency switched capacitor circuits. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2001, pp:643-646 [Conf]
  8. F. Lobato-Lopez, José Silva-Martínez, Edgar Sánchez-Sinencio
    Linear cellular neural networks. [Citation Graph (0, 0)][DBLP]
    ISCAS (3), 2001, pp:437-440 [Conf]
  9. K. Shu, E. Sanchez-Sinencio, J. Silva-Martinez
    A 2.1-GHz monolithic frequency synthesizer with robust phase switching prescaler and loop capacitance scaling. [Citation Graph (0, 0)][DBLP]
    ISCAS (4), 2002, pp:791-794 [Conf]
  10. Jozef Adut, José Silva-Martínez
    A high-Q, switched-capacitor filter with reduced capacitance spread using a randomized nonuniform sampling technique. [Citation Graph (0, 0)][DBLP]
    ISCAS (4), 2002, pp:449-452 [Conf]
  11. Marcia G. Méndez-Rivera, José Silva-Martínez, Edgar Sánchez-Sinencio
    On-chip spectrum analyzer for built-in testing analog ICs. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 2002, pp:61-64 [Conf]
  12. Antonio F. Mondragón-Torres, Terry Mayhugh Jr., José Pineda de Gyvez, José Silva-Martínez, Edgar Sánchez-Sinencio
    An Analog Integrated Circuit Design Laboratory. [Citation Graph (0, 0)][DBLP]
    MSE, 2003, pp:91-92 [Conf]
  13. Alberto Valdes-Garcia, José Silva-Martínez, Edgar Sánchez-Sinencio
    An On-Chip Transfer Function Characterization System for Analog Built-in Testing. [Citation Graph (0, 0)][DBLP]
    VTS, 2004, pp:261-266 [Conf]
  14. Alberto Valdes-Garcia, Radhika Venkatasubramanian, Rangakrishnan Srinivasan, José Silva-Martínez, Edgar Sánchez-Sinencio
    A CMOS RF RMS Detector for Built-in Testing of Wireless Transceivers. [Citation Graph (0, 0)][DBLP]
    VTS, 2005, pp:249-254 [Conf]
  15. Alberto Valdes-Garcia, José Silva-Martínez, Edgar Sánchez-Sinencio
    On-Chip Testing Techniques for RF Wireless Transceivers. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 2006, v:23, n:4, pp:268-277 [Journal]
  16. Marcia G. Méndez-Rivera, Alberto Valdes-Garcia, José Silva-Martínez, Edgar Sánchez-Sinencio
    An On-Chip Spectrum Analyzer for Analog Built-In Testing. [Citation Graph (0, 0)][DBLP]
    J. Electronic Testing, 2005, v:21, n:3, pp:205-219 [Journal]

  17. A dual-level adaptive supply voltage system for variation resilience. [Citation Graph (, )][DBLP]


Search in 0.013secs, Finished in 0.014secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002