The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Väinö Hakkarainen: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Mikko Aho, Väinö Hakkarainen, Lauri Sumanen, Mikko Waltari, Kari Halonen
    An IF-sampling timing skew-insensitive parallel S/H circuit. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2004, pp:1052-1055 [Conf]
  2. Väinö Hakkarainen, Lauri Sumanen, Mikko Aho, Mikko Waltari, Kari Halonen
    A self-calibration technique for time-interleaved pipeline ADCs. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2003, pp:825-828 [Conf]
  3. Jaana Riikonen, Mikko Aho, Väinö Hakkarainen, Kari Halonen, Lauri Sumanen
    A 10-bit 400-MS/s 170 mW 4-times interleaved A/D converter in 0.35µm BiCMOS. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 2005, pp:4622-4625 [Conf]
  4. Lauri Sumanen, Mikko Waltari, Väinö Hakkarainen, Kari Halonen
    CMOS dynamic comparators for pipeline A/D converters. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 2002, pp:157-160 [Conf]

Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002