|
Search the dblp DataBase
Jiangmin Gu:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Jiangmin Gu, Chip-Hong Chang
Ultra low voltage, low power 4-2 compressor for high speed multiplications. [Citation Graph (0, 0)][DBLP] ISCAS (5), 2003, pp:321-324 [Conf]
- Yajuan He, Chip-Hong Chang, Jiangmin Gu, Hossam A. H. Fahmy
A novel covalent redundant binary Booth encoder. [Citation Graph (0, 0)][DBLP] ISCAS (1), 2005, pp:69-72 [Conf]
- Mingyan Zhang, Jiangmin Gu, Chip-Hong Chang
A novel hybrid pass logic with static CMOS output drive full-adder cell. [Citation Graph (0, 0)][DBLP] ISCAS (5), 2003, pp:317-320 [Conf]
- Jiangmin Gu, Chip-Hong Chang, Kiat-Seng Yeo
An interconnect optimized floorplanning of a scalar product macrocell. [Citation Graph (0, 0)][DBLP] ISCAS (1), 2002, pp:465-468 [Conf]
- Chip-Hong Chang, Jiangmin Gu, Mingyan Zhang
A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits. [Citation Graph (0, 0)][DBLP] IEEE Trans. VLSI Syst., 2005, v:13, n:6, pp:686-695 [Journal]
An area efficient 64-bit square root carry-select adder for low power applications. [Citation Graph (, )][DBLP]
Search in 0.002secs, Finished in 0.002secs
|