|
Search the dblp DataBase
Alessandro Cabrini:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Davide Baderna, Alessandro Cabrini, Guido De Sandre, Francesco De Santis, Marco Pasotti, Andrea Rossini, Guido Torelli
A 1.2 V sense amplifier for high-performance embeddable NOR flash memories. [Citation Graph (0, 0)][DBLP] ISCAS (2), 2005, pp:1266-1269 [Conf]
- Davide Baderna, Alessandro Cabrini, Guido Torelli, Marco Pasotti
Efficiency comparison between doubler and Dickson charge pumps. [Citation Graph (0, 0)][DBLP] ISCAS (2), 2005, pp:1891-1894 [Conf]
- Chiara Boffino, Alessandro Cabrini, Osama Khouri, Guido Torelli
High-efficiency control structure for CMOS flash memory charge pumps. [Citation Graph (0, 0)][DBLP] ISCAS (1), 2005, pp:121-124 [Conf]
- Alessandro Cabrini, Rino Micheloni, Osama Khouri, Stefano Gregori, Guido Torelli
High input range sense comparator for multilevel Flash memories. [Citation Graph (0, 0)][DBLP] ISCAS (2), 2004, pp:657-660 [Conf]
- Davide Baderna, Alessandro Cabrini, Marco Pasotti, Guido Torelli
Power efficiency evaluation in Dickson and voltage doubler charge pump topologies. [Citation Graph (0, 0)][DBLP] Microelectronics Journal, 2006, v:37, n:10, pp:1128-1135 [Journal]
- Andrea Fantini, Alessandro Cabrini, Guido Torelli
Impact of Control Signal Non-Idealties on Two-Phase Charge Pumps. [Citation Graph (0, 0)][DBLP] ISCAS, 2007, pp:1549-1552 [Conf]
- Alessandro Cabrini, L. Gobbi, Guido Torelli
Design of Maximum-Efficiency Integrated Voltage Doubler. [Citation Graph (0, 0)][DBLP] ISCAS, 2007, pp:317-320 [Conf]
- Alessandro Cabrini, L. Gobbi, Guido Torelli
Theoretical and experimental analysis of Dickson charge pump output resistance. [Citation Graph (0, 0)][DBLP] ISCAS, 2006, pp:- [Conf]
- L. Gobbi, Alessandro Cabrini, Guido Torelli
Impact of parasitic elements on CMOS charge pumps: a numerical analysis. [Citation Graph (0, 0)][DBLP] ISCAS, 2006, pp:- [Conf]
- Alessandro Cabrini, Franco Maloberti, Riccardo Rovatti, Gianluca Setti
On-line calibration of offset and gain mismatch in time-interleaved ADC using a sampled-data chaotic bit-stream. [Citation Graph (0, 0)][DBLP] ISCAS, 2006, pp:- [Conf]
Search in 0.001secs, Finished in 0.002secs
|