The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Francesco Centurelli: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Marco Balsi, Francesco Centurelli, Giuseppe Scotti, P. Tommasino, Alessandro Trifiletti
    An accurate behavioral model of phase detectors for clock recovery circuits. [Citation Graph (0, 0)][DBLP]
    ISCAS (4), 2003, pp:636-639 [Conf]
  2. Francesco Centurelli, Stefano Costi, Mauro Olivieri, Salvatore Pennisi, Alessandro Trifiletti
    Robust three-state PFD architecture with enhanced frequency acquisition capabilities. [Citation Graph (0, 0)][DBLP]
    ISCAS (4), 2004, pp:812-815 [Conf]
  3. Francesco Centurelli, G. Lulli, Piero Marietti, Pietro Monsurrò, Giuseppe Scotti, Alessandro Trifiletti
    High-speed CMOS-to-ECL pad driver in 0.18µm CMOS. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2005, pp:448-451 [Conf]
  4. Francesco Centurelli, Massimo Pozzoni, Giuseppe Scotti, Alessandro Trifiletti
    A high-speed low-voltage phase detector for clock recovery from NRZ data. [Citation Graph (0, 0)][DBLP]
    ISCAS (4), 2004, pp:297-300 [Conf]
  5. Andrea Pallotta, Francesco Centurelli, Alessandro Trifiletti
    A low-power clock and data recovery circuit for 2.5 Gb/s SDH receivers. [Citation Graph (0, 0)][DBLP]
    ISLPED, 2000, pp:67-72 [Conf]
  6. Andrea Pallotta, Francesco Centurelli, Francesco Loriga, Alessandro Trifiletti
    A monolithic 2.5-Gb/s clock and data recovery circuit based on Silicon bipolar technology. [Citation Graph (0, 0)][DBLP]
    SYBEN, 1998, pp:183-190 [Conf]
  7. Francesco Centurelli, A. Golfarelli, J. Guinea, L. Masini, D. Morigi, Massimo Pozzoni, Giuseppe Scotti, Alessandro Trifiletti
    A 10-Gb/s CMU/CDR chip-set in SiGe BiCMOS commercial technology with multistandard capability. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2005, v:13, n:2, pp:191-200 [Journal]
  8. Francesco Centurelli, Pietro Monsurrò, Alessandro Trifiletti
    A distortion model for pipeline Analog-to-Digital converters. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2007, pp:3387-3390 [Conf]
  9. Marco Balsi, Francesco Centurelli, Piero Marietti, Giuseppe Scotti, P. Tommasino, Alessandro Trifiletti, G. Valente
    Validation of a statistical non-linear model of GaAs HEMT MMIC's by hypothesis testing and principal components analysis. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]
  10. Francesco Centurelli, Pietro Monsurrò, Alessandro Trifiletti
    A model for the distortion due to switch on-resistance in sample-and-hold circuits. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]
  11. Francesco Centurelli, Luca Giancane, Mauro Olivieri, Giuseppe Scotti, Alessandro Trifiletti
    A Statistical Model of Logic Gates for Monte Carlo Simulation Including On-Chip Variations. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2007, pp:516-525 [Conf]

  12. A gain-enhancing technique for very low-voltage amplifiers. [Citation Graph (, )][DBLP]


Search in 0.029secs, Finished in 0.030secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002