The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Gary Block: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Stephen Bates, Gary Block
    A memory-based architecture for FPGA implementations of low-density parity-check convolutional decoders. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2005, pp:336-339 [Conf]
  2. Sheng Li, Amit Kashyap, Shannon K. Kuntz, Jay B. Brockman, Peter M. Kogge, Paul L. Springer, Gary Block
    A Heterogeneous Lightweight Multithreaded Architecture. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2007, pp:1-8 [Conf]

  3. Selection and Use of Programmable Logic in Flight Applications. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002