The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Hsiu-Cheng Chang: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Hsiu-Cheng Chang, Chien-Chang Lin, Jiun-In Guo
    A novel low-cost high-performance VLSI architecture for MPEG-4 AVC/H.264 CAVLC decoding. [Citation Graph (0, 0)][DBLP]
    ISCAS (6), 2005, pp:6110-6113 [Conf]

  2. A dynamic quality-scalable H.264 video encoder chip. [Citation Graph (, )][DBLP]


  3. A Quality Scalable H.264/AVC Baseline Intra Encoder for High Definition Video Applicaitons. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002