|
Search the dblp DataBase
Chih-Chi Cheng:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Chih-Chi Cheng, Chao-Tsung Huang, Po-Chih Tseng, Chia-Ho Pan, Liang-Gee Chen
Multiple-lifting scheme: memory-efficient VLSI implementation for line-based 2-D DWT. [Citation Graph (0, 0)][DBLP] ISCAS (5), 2005, pp:5190-5193 [Conf]
- Chia-Ho Pan, I-Hsien Lee, Sheng-Chieh Huang, Chih-Chi Cheng, Chung-Jr Lian, Liang-Gee Chen
Application Layer Error Correction Scheme for Video Header Protection on Wireless Network. [Citation Graph (0, 0)][DBLP] ISM, 2005, pp:499-505 [Conf]
- Ching-Yeh Chen, Yi-Hau Chen, Chih-Chi Cheng, Liang-Gee Chen
Frame-level data reuse for motion-compensated temporal filtering. [Citation Graph (0, 0)][DBLP] ISCAS, 2006, pp:- [Conf]
- Chih-Chi Cheng, Ching-Yeh Chen, Yi-Hau Chen, Liang-Gee Chen
Analysis and VLSI architecture of update step in motion-compensated temporal filtering. [Citation Graph (0, 0)][DBLP] ISCAS, 2006, pp:- [Conf]
iVisual: an intelligent visual sensor SoC with 2790fps CMOS image sensor and 205GOPS/W vision processor. [Citation Graph (, )][DBLP]
Diastolic arrays: throughput-driven reconfigurable computing. [Citation Graph (, )][DBLP]
Scalable Rate-Distortion-Computation Hardware Accelerator for MCTF and ME. [Citation Graph (, )][DBLP]
Design and Implementation of JPEG 2000 Codec with Bit-Plane Scalable Architecture. [Citation Graph (, )][DBLP]
Search in 0.002secs, Finished in 0.003secs
|