Search the dblp DataBase

Publications of Author

1. Martin Clara, Andreas Wiesbauer, Wolfgang Klatzer
   Nonlinear distortion in current-steering D/A-converters due to asymmetrical switching errors. [Citation Graph (0, 0)][DBLP]
   ISCAS (1), 2004, pp:285-288 [Conf]
   
2. Lukas Dorrer, Antonio Di Giandomenico, Andreas Wiesbauer
   A 10-bit, 4 mW continuous-time sigma-delta ADC for UMTS in a 0.12µm CMOS process. [Citation Graph (0, 0)][DBLP]
   ISCAS (1), 2003, pp:1057-1060 [Conf]
   
3. Luis Hernández, Andreas Wiesbauer, Susanna Patón, Antonio Di Giandomenico
   Modelling and optimization of low pass continuous-time sigma delta modulators for clock jitter noise reduction. [Citation Graph (0, 0)][DBLP]
   ISCAS (1), 2004, pp:1072-1075 [Conf]
   
4. Luis Hernández, Susanna Patón, Andreas Wiesbauer
   Spectral shaping of clock jitter errors for continuous time sigma-delta modulators. [Citation Graph (0, 0)][DBLP]
   ISCAS, 2006, pp:- [Conf]
   
5. Andreas Wiesbauer, Dietmar Straussnigg, Richard Gaggl, Martin Clara, Luis Hernández, Daniel Gruber
   Clock jitter compensation for current steering DACs. [Citation Graph (0, 0)][DBLP]
   ISCAS, 2006, pp:- [Conf]
   
6. 
   A/D conversion using an Asynchronous Delta-Sigma Modulator and a time-to-digital converter. [Citation Graph (, )][DBLP]