The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Vinita V. Deodhar: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Vinita V. Deodhar, Jeffrey A. Davis
    Voltage scaling and repeater insertion for high-throughput low-power interconnects. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 2003, pp:349-352 [Conf]
  2. Vinita V. Deodhar, Jeffrey A. Davis
    Voltage Scaling, Wire Sizing and Repeater Insertion Design Rules for Wave-Pipelined VLSI Global Interconnect Circuits. [Citation Graph (0, 0)][DBLP]
    ISQED, 2005, pp:592-597 [Conf]
  3. Ajay Joshi, Vinita V. Deodhar, Jeffrey A. Davis
    Low Power Multilevel Interconnect Networks Using Wave-Pipelined Multiplexed (WPM) Routing. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2006, pp:773-776 [Conf]
  4. Vinita V. Deodhar, Jeffrey A. Davis
    Optimization of throughput performance for low-power VLSI interconnects. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2005, v:13, n:3, pp:308-318 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002